## **STP14N80K5**



# N-channel 800 V, 0.400 Ω typ., 12 A MDmesh<sup>™</sup> K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	e V <sub>DS</sub> R <sub>DS(on)</sub> max.		I <sub>D</sub>
STP14N80K5	800 V	0.445 Ω	12 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STP14N80K5	14N80K5	TO-220	Tube

Contents STP14N80K5

## **Contents**

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	9
4	Packag	e information	10
	4.1	TO-220 type A package information	11
5	Revisio	n history	13

STP14N80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	12	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	7.4	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	48	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	130	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	\
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature range	55 to 150	°C
TJ	Operating junction temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.96	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-amb	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	4	А
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	270	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>$ I<sub>SD</sub>  $\leq$  12 A, di/dt  $\leq$  100 A/ $\mu$ s; V<sub>DS(peak)</sub> < V(BR)DSS,V<sub>DD</sub>= 640 V

 $<sup>^{(3)}</sup>V_{DS} \le 640 \text{ V}$ 

Electrical characteristics STP14N80K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.400	0.445	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		ı	620	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	60	-	pF
$C_{rss}$	Reverse transfer capacitance	VG5 - 0 V	ı	0.8	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V - 0 to 640 V V - 0 V	1	107	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	1	39	-	pF
$R_g$	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	ı	6.5	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 12 \text{ A}$	-	22	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	4.3	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior"	-	16.5	-	nC

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}</sup>$  Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_{D}$ =6 A, $R_{G}$ = 4.7 $\Omega$	ı	12.5	1	ns
t <sub>r</sub>	Rise time	$V_{GS} = 10 \text{ V}$	ı	8	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	see ( Figure 15: "Test circuit for resistive load switching times" and	-	33	-	ns
t <sub>f</sub>	Fall time	Figure 20: "Switching time waveform")	-	10	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	365		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 17: "Test circuit for</i>	-	4.77		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	26		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	485		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD}$ = 60 V, $T_j$ = 150 °C (see <i>Figure 17: "Test circuit for</i>	-	5.85		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	24		Α

#### Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA, $I_{D}$ = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

## 2.2 Electrical characteristics (curves)










6/14



STP14N80K5 Electrical characteristics

Figure 8: Capacitance variations

C (pF)

103

102

C (pF)

104

105

C (pF)

105

C (pF)

106

C (pF)

107

C (pF)

108

C (pF)

109

C (pF)

1001

C (pF)

1001

C (pF)

1001

C (pF)

1001

1001

C (pF)

1001

C

Figure 9: Normalized gate threshold voltage vs temperature

V GS(th) GIPG171115VK84FVTH

1.2

1.0

0.8

0.6

0.4

-75
-25
25
75
125
T (°C)

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG171115VK84FRON

2.6

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25

75

125

T<sub>j</sub> (°C)








Figure 14: Maximum avalanche energy vs starting T<sub>J</sub>

E<sub>OSS</sub>
(µJ)
10
8
6
4
2
0
100 200 300 400 500 600 700 V DS(V)

STP14N80K5 Test circuits

## 3 Test circuits




Figure 16: Test circuit for gate charge behavior


12 V 47 KΩ 11 KΩ


Vos pulse width 2200 12 T KΩ


Vos pulse width 2200 147 KΩ

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STP14N80K5 Package information

# 4.1 TO-220 type A package information

Figure 21: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

STP14N80K5 Revision history

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
04-Mar-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved