

# 具有独立方向控制、可配置电压转换和三态输出功能的 SN74AXC4T774 4 位双电源总线收发器

## 1 特性

- 完全可配置的双电源轨设计可允许各个端口在 0.65V 至 3.6V 的电源电压范围内运行
- 工作温度范围为  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$
- 独立方向控制引脚，支持可配置升降转换
- 无干扰电源定序
- 从 1.8V 转换到 3.3V 时，支持高达 310Mbps 的转换速率
- $V_{\text{CC}}$  隔离特性
  - 如果任何一个  $V_{\text{CC}}$  输入低于 100mV，则所有 I/O 输出均禁用且处于高阻抗状态
- $I_{\text{off}}$  支持局部断电模式运行
- 兼容 AVC 系列电平转换器
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范
- ESD 保护性能超过 JESD 22 规范要求
  - 8000V 人体放电模型
  - 1000V 充电器件模型

## 2 应用

- 企业与通信
- 工业
- 个人电子产品
- 无线基础设施
- 楼宇自动化
- 销售终端

## 3 说明

SN74AXC4T774 是一款使用两个独立可配置电源轨的四位同相总线收发器。当  $V_{\text{CCA}}$  和  $V_{\text{CCB}}$  电源电压低至 0.65V 时，该器件可正常工作。**A** 端口用于跟踪  $V_{\text{CCA}}$ ，可支持 0.65V 至 3.6V 范围内的任何电源电压。**B** 端口用于跟踪  $V_{\text{CCB}}$ ，同样支持 0.65V 至 3.6V 范围内的任何电源电压。此外，SN74AXC4T774 还与单电源系统兼容。

SN74AXC4T774 器件旨在实现数据总线间的异步通信。根据方向控制输入 (DIRx) 的逻辑电平，该器件将数据从 **A** 总线传输至 **B** 总线，或者将数据从 **B** 总线传输至 **A** 总线。输出使能输入 ( $\overline{OE}$ ) 用于禁用输出，从而有效隔离总线。SN74AXC4T774 器件旨在使控制引脚 (DIRx 和  $\overline{OE}$ ) 以  $V_{\text{CCA}}$  为基准。

为了确保电平转换器 I/O 在上电或断电期间处于高阻抗状态， $\overline{OE}$  引脚应通过上拉电阻器连接至  $V_{\text{CCA}}$ 。

该器件完全适用于使用  $I_{\text{off}}$  电流的局部掉电应用。当器件掉电时， $I_{\text{off}}$  保护电路可确保不从输入/输出或偏置到特定电压的快速 I/O 获取或向其提供多余电流。

$V_{\text{CC}}$  隔离特性能确保当  $V_{\text{CCA}}$  或  $V_{\text{CCB}}$  低于 100mV 时，可通过禁用 I/O 端口的输出来将其设为高阻抗状态。


无干扰电源定序使电源轨能以任何顺序打开或关断，从而提供强大的电源定序性能。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸（标称值）
SN74AXC4T774PW	TSSOP (16)	5.00mm x 4.40mm
SN74AXC4T774RSV	UQFN (16)	2.60mm x 1.80mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

## 功能方框图





## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	7.1	Load Circuit and Voltage Waveforms .....	18
<b>2</b>	<b>应用</b>	<b>1</b>	<b>8</b>	<b>Detailed Description</b> .....	<b>20</b>
<b>3</b>	<b>说明</b>	<b>1</b>	8.1	Overview .....	20
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	8.2	Functional Block Diagram .....	20
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	8.3	Feature Description.....	20
<b>6</b>	<b>Specifications</b>	<b>4</b>	8.4	Device Functional Modes.....	21
6.1	Absolute Maximum Ratings .....	4	<b>9</b>	<b>Application and Implementation</b> .....	<b>22</b>
6.2	ESD Ratings.....	4	9.1	Application Information.....	22
6.3	Recommended Operating Conditions .....	5	9.2	Typical Application .....	22
6.4	Thermal Information .....	5	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>24</b>
6.5	Electrical Characteristics.....	6	<b>11</b>	<b>Layout</b> .....	<b>24</b>
6.6	Switching Characteristics, $V_{CCA} = 0.7 \pm 0.05$ V .....	7	11.1	Layout Guidelines .....	24
6.7	Switching Characteristics, $V_{CCA} = 0.8 \pm 0.04$ V .....	8	11.2	Layout Example .....	24
6.8	Switching Characteristics, $V_{CCA} = 0.9 \pm 0.045$ V.....	9	<b>12</b>	<b>器件和文档支持</b> .....	<b>25</b>
6.9	Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1$ V .....	10	12.1	相关文档 .....	25
6.10	Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1$ V .....	11	12.2	接收文档更新通知 .....	25
6.11	Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15$ V....	12	12.3	社区资源.....	25
6.12	Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2$ V .....	13	12.4	商标 .....	25
6.13	Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3$ V .....	14	12.5	静电放电警告.....	25
6.14	Operating Characteristics: $T_A = 25^\circ\text{C}$ .....	15	12.6	Glossary.....	25
6.15	Typical Characteristics .....	17	<b>13</b>	<b>机械、封装和可订购信息</b> .....	<b>25</b>
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>18</b>			

**4 修订历史记录**

日期	修订版本	说明
2019 年 7 月	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

<b>PIN</b>	<b>NO.</b>		<b>TYPE</b>	<b>DESCRIPTION</b>
	<b>NAME</b>	<b>PW</b>		
A1	3	1	I/O	Input/output A1. Referenced to V <sub>CCA</sub> .
A2	4	2	I/O	Input/output A2. Referenced to V <sub>CCA</sub> .
A3	5	3	I/O	Input/output A3. Referenced to V <sub>CCA</sub> .
A4	6	4	I/O	Input/output A4. Referenced to V <sub>CCA</sub> .
B1	14	12	I/O	Input/output B1. Referenced to V <sub>CCB</sub> .
B2	13	11	I/O	Input/output B2. Referenced to V <sub>CCB</sub> .
B3	12	10	I/O	Input/output B3. Referenced to V <sub>CCB</sub> .
B4	11	9	I/O	Input/output B4. Referenced to V <sub>CCB</sub> .
DIR1	1	15	I	Direction-control input for port 1. Referenced to V <sub>CCA</sub> .
DIR2	2	16	I	Direction-control input for port 2. Referenced to V <sub>CCA</sub> .
DIR3	7	5	I	Direction-control input for port 3. Referenced to V <sub>CCA</sub> .
DIR4	8	6	I	Direction-control input for port 4. Referenced to V <sub>CCA</sub> .
OE	9	7	I	Tri-state output enable. Pull OE high to place all outputs in tri-state mode. Referenced to V <sub>CCA</sub> .
GND	10	8	—	Ground
V <sub>CCA</sub>	16	14	—	A-port power supply voltage. 0.65 V ≤ V <sub>CCA</sub> ≤ 3.6 V
V <sub>CCB</sub>	15	13	—	B-port power supply voltage. 0.65 V ≤ V <sub>CCB</sub> ≤ 3.6 V

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>CCA</sub>	Supply voltage A		-0.5	4.2	V
V <sub>CCB</sub>	Supply voltage B		-0.5	4.2	V
V <sub>I</sub>	Input Voltage <sup>(2)</sup>	I/O Ports (A Port)	-0.5	4.2	V
		I/O Ports (B Port)	-0.5	4.2	
		Control Inputs	-0.5	4.2	
V <sub>O</sub>	Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup>	A Port	-0.5	4.2	V
		B Port	-0.5	4.2	
V <sub>O</sub>	Voltage applied to any output in the high or low state <sup>(2)(3)</sup>	A Port	-0.5 V <sub>CCA</sub> + 0.2		V
		B Port	-0.5 V <sub>CCB</sub> + 0.2		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50		mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50		mA
I <sub>O</sub>	Continuous output current		-50	50	mA
	Continuous current through V <sub>CC</sub> or GND		-100	100	mA
T <sub>j</sub>	Junction Temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.2 V maximum if the output current rating is observed.

### 6.2 ESD Ratings

			<b>VALUE</b>	<b>UNIT</b>
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±8000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

			<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>CCA</sub>	Supply voltage A		0.65	3.6	V
V <sub>CCB</sub>	Supply voltage B		0.65	3.6	V
V <sub>IH</sub>	High-level input voltage	Data Inputs	V <sub>CCI</sub> = 0.65 V - 0.75 V	V <sub>CCI</sub> x 0.70	V
			V <sub>CCI</sub> = 0.76 V - 1 V	V <sub>CCI</sub> x 0.70	
			V <sub>CCI</sub> = 1.1 V - 1.95 V	V <sub>CCI</sub> x 0.65	
			V <sub>CCI</sub> = 2.3 V - 2.7 V	1.6	
			V <sub>CCI</sub> = 3 V - 3.6 V	2	
		Control Inputs(DIRx, OE), Referenced to V <sub>CCA</sub>	V <sub>CCA</sub> = 0.65 V - 0.75 V	V <sub>CCA</sub> x 0.70	
			V <sub>CCA</sub> = 0.76 V - 1 V	V <sub>CCA</sub> x 0.70	
			V <sub>CCA</sub> = 1.1 V - 1.95 V	V <sub>CCA</sub> x 0.65	
			V <sub>CCA</sub> = 2.3 V - 2.7 V	1.6	
			V <sub>CCA</sub> = 3 V - 3.6 V	2	
V <sub>IL</sub>	Low-level input voltage	Data Inputs	V <sub>CCI</sub> = 0.65 V - 0.75 V	V <sub>CCI</sub> x 0.30	V
			V <sub>CCI</sub> = 0.76 V - 1 V	V <sub>CCI</sub> x 0.30	
			V <sub>CCI</sub> = 1.1 V - 1.95 V	V <sub>CCI</sub> x 0.35	
			V <sub>CCI</sub> = 2.3 V - 2.7 V	0.7	
			V <sub>CCI</sub> = 3 V - 3.6 V	0.8	
		Control Inputs(DIRx, OE), Referenced to V <sub>CCA</sub>	V <sub>CCA</sub> = 0.65 V - 0.75 V	V <sub>CCA</sub> x 0.30	
			V <sub>CCA</sub> = 0.76 V - 1 V	V <sub>CCA</sub> x 0.30	
			V <sub>CCA</sub> = 1.1 V - 1.95 V	V <sub>CCA</sub> x 0.35	
			V <sub>CCA</sub> = 2.3 V - 2.7 V	0.7	
			V <sub>CCA</sub> = 3 V - 3.6 V	0.8	
V <sub>I</sub>	Input voltage <sup>(3)</sup>		0	3.6	V
V <sub>O</sub>	Output voltage	Active State	0	V <sub>CCO</sub>	V
		Tri-State	0	3.6	
Δt/Δv <sup>(2)</sup>	Input transition rise and fall time			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

(1) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.

(2) V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

(3) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#), SCBA004.

### 6.4 Thermal Information

<b>THERMAL METRIC</b>		<b>SN74AXC4T774</b>		<b>UNIT</b>
		<b>PW (TSSOP)</b>	<b>RSV (UQFN)</b>	
		<b>16 PINS</b>	<b>16 PINS</b>	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	118.2	130.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	48.6	69.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	64.5	59.9	°C/W
Y <sub>JT</sub>	Junction-to-top characterization parameter	7.3	3.9	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	63.9	58.3	°C/W

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

PARAMETER	TEST CONDITIONS	$V_{CCA}$	$V_{CCB}$	Operating free-air temperature ( $T_A$ )						UNIT	
				-40°C to 85°C			-40°C to 125°C				
				MIN	TYP	MAX	MIN	TYP	MAX		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$	$I_{OH} = -100 \mu A$	0.7 V - 3.6 V	0.7 V - 3.6 V	$V_{CCO} - 0.1$			$V_{CCO} - 0.1$	V	
				$I_{OH} = -50 \mu A$	0.65 V	0.65 V	0.55		0.55		
				$I_{OH} = -200 \mu A$	0.76 V	0.76 V	0.58		0.58		
				$I_{OH} = -500 \mu A$	0.85 V	0.85 V	0.65		0.65		
				$I_{OH} = -3 \text{ mA}$	1.1 V	1.1 V	0.85		0.85		
				$I_{OH} = -6 \text{ mA}$	1.4 V	1.4 V	1.05		1.05		
				$I_{OH} = -8 \text{ mA}$	1.65 V	1.65 V	1.2		1.2		
				$I_{OH} = -9 \text{ mA}$	2.3 V	2.3 V	1.75		1.75		
				$I_{OH} = -12 \text{ mA}$	3 V	3 V	2.3		2.3		
$V_{OL}$	Low-level output voltage	$V_I = V_{IL}$	$I_{OL} = 100 \mu A$	0.7 V - 3.6 V	0.7 V - 3.6 V		0.1		0.1	V	
				$I_{OL} = 50 \mu A$	0.65 V	0.65 V		0.1			
				$I_{OL} = 200 \mu A$	0.76 V	0.76 V		0.18			
				$I_{OL} = 500 \mu A$	0.85 V	0.85 V		0.2			
				$I_{OL} = 3 \text{ mA}$	1.1 V	1.1 V		0.25			
				$I_{OL} = 6 \text{ mA}$	1.4 V	1.4 V		0.35			
				$I_{OL} = 8 \text{ mA}$	1.65 V	1.65 V		0.45			
				$I_{OL} = 9 \text{ mA}$	2.3 V	2.3 V		0.55			
				$I_{OL} = 12 \text{ mA}$	3 V	3 V		0.7			
$I_I$	Input leakage current	Control inputs (DIRx, OE): $V_I = V_{CCA}$ or GND		0.65 V - 3.6 V	0.65 V - 3.6 V	-0.5	0.5	-1	1	$\mu A$	
		Data Inputs (Ax, Bx), $V_I = V_{CCI}$ or GND		0.65 V - 3.6 V	0.65 V - 3.6 V	-4	4	-8	8	$\mu A$	
$I_{off}$	Partial power down current	A Port: $V_I$ or $V_O = 0 \text{ V} - 3.6 \text{ V}$		0 V	0 V - 3.6 V	-4	4	-8	8	$\mu A$	
		B Port: $V_I$ or $V_O = 0 \text{ V} - 3.6 \text{ V}$		0 V - 3.6 V	0 V	-4	4	-8	8		
$I_{OZ}$	Tri-state output current <sup>(3)</sup>	A or B Port, $V_I = V_{CCI}$ or GND, $V_O = V_{CCO}$ or GND, $\overline{OE} = V_{IH}$		3.6 V	3.6 V	-4	4	-8	8	$\mu A$	
$I_{CCA}$	$V_{CCA}$ supply current	$V_I = V_{CCI}$ or GND	$I_O = 0$	0.65 V - 3.6 V	0.65 V - 3.6 V		15		27	$\mu A$	
				0 V	3.6 V	-2		-12			
				3.6 V	0 V		10		18		
$I_{CCB}$	$V_{CCB}$ supply current	$V_I = V_{CCI}$ or GND	$I_O = 0$	0.65 V - 3.6 V	0.65 V - 3.6 V		15		27	$\mu A$	
				0 V	3.6 V		10		18		
				3.6 V	0 V	-2		-12			
$I_{CCA} + I_{CCB}$	Combined supply current	$V_I = V_{CCI}$ or GND	$I_O = 0$	0.65 V - 3.6 V	0.65 V - 3.6 V		21		40	$\mu A$	
$C_I$	Control Input Capacitance	$V_I = 3.3 \text{ V}$ or GND		3.3 V	3.3 V	4.5		4.5		pF	
$C_{IO}$	Data I/O Capacitance	$\overline{OE} = V_{CCA}$ , $V_O = 1.65 \text{ V}$ DC +1 MHz -16 dBm sine wave		3.3 V	3.3 V	6.5		6.5		pF	

(1)  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.

(2)  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

(3) For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

## 6.6 Switching Characteristics, $V_{CCA} = 0.7 \pm 0.05$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT		
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	172	0.5	120	0.5	88	0.5	51	0.5	46	0.5	56	0.5	78	0.5 221
				-40°C to 125°C	0.5	172	0.5	120	0.5	88	0.5	51	0.5	46	0.5	56	0.5	78	0.5 221
		B	A	-40°C to 85°C	0.5	172	0.5	141	0.5	109	0.5	51	0.5	16	0.5	12	0.5	9	0.5 9
				-40°C to 125°C	0.5	172	0.5	141	0.5	109	0.5	51	0.5	16	0.5	12	0.5	9	0.5 9
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5 205
				-40°C to 125°C	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5	205	0.5 205
		$\overline{OE}$	B	-40°C to 85°C	0.5	189	0.5	161	0.5	145	0.5	102	0.5	99	0.5	102	0.5	113	0.5 176
				-40°C to 125°C	0.5	189	0.5	161	0.5	145	0.5	102	0.5	99	0.5	102	0.5	113	0.5 176
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5 287
				-40°C to 125°C	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5	287	0.5 287
		$\overline{OE}$	B	-40°C to 85°C	0.5	309	0.5	219	0.5	177	0.5	133	0.5	127	0.5	132	0.5	165	0.5 418
				-40°C to 125°C	0.5	309	0.5	219	0.5	177	0.5	133	0.5	127	0.5	132	0.5	165	0.5 418

## 6.7 Switching Characteristics, $V_{CCA} = 0.8 \pm 0.04$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
					0.7 $\pm$ 0.05 V		0.8 $\pm$ 0.04 V		0.9 $\pm$ 0.045 V		1.2 $\pm$ 0.1 V		1.5 $\pm$ 0.1 V		1.8 $\pm$ 0.15 V		2.5 $\pm$ 0.2 V			
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	141	0.5	96	0.5	73	0.5	39	0.5	29	0.5	28	0.5	29	0.5	40
				-40°C to 125°C	0.5	141	0.5	96	0.5	73	0.5	39	0.5	29	0.5	28	0.5	29	0.5	40
		B	A	-40°C to 85°C	0.5	120	0.5	96	0.5	76	0.5	39	0.5	16	0.5	11	0.5	9	0.5	9
				-40°C to 125°C	0.5	120	0.5	96	0.5	76	0.5	39	0.5	16	0.5	12	0.5	9	0.5	9
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114
				-40°C to 125°C	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114	0.5	114
		$\overline{OE}$	B	-40°C to 85°C	0.5	156	0.5	131	0.5	116	0.5	71	0.5	67	0.5	68	0.5	70	0.5	84
				-40°C to 125°C	0.5	156	0.5	131	0.5	116	0.5	71	0.5	67	0.5	68	0.5	70	0.5	84
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161
				-40°C to 125°C	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161	0.5	161
		$\overline{OE}$	B	-40°C to 85°C	0.5	258	0.5	174	0.5	137	0.5	90	0.5	73	0.5	71	0.5	77	0.5	106
				-40°C to 125°C	0.5	258	0.5	174	0.5	137	0.5	90	0.5	73	0.5	71	0.5	77	0.5	106

## 6.8 Switching Characteristics, $V_{CCA} = 0.9 \pm 0.045$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT		
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	109	0.5	76	0.5	60	0.5	33	0.5	23	0.5	21	0.5	21	0.5 ns
				-40°C to 125°C	0.5	109	0.5	76	0.5	60	0.5	33	0.5	23	0.5	21	0.5	21	0.5 ns
		B	A	-40°C to 85°C	0.5	88	0.5	73	0.5	60	0.5	33	0.5	16	0.5	11	0.5	9	0.5 ns
				-40°C to 125°C	0.5	88	0.5	73	0.5	60	0.5	33	0.5	16	0.5	12	0.5	9	0.5 ns
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5 ns
				-40°C to 125°C	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5	83	0.5 ns
		$\overline{OE}$	B	-40°C to 85°C	0.5	138	0.5	112	0.5	97	0.5	51	0.5	46	0.5	46	0.5	46	0.5 ns
				-40°C to 125°C	0.5	138	0.5	112	0.5	97	0.5	51	0.5	46	0.5	46	0.5	46	0.5 ns
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5 ns
				-40°C to 125°C	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5	94	0.5 ns
		$\overline{OE}$	B	-40°C to 85°C	0.5	203	0.5	140	0.5	110	0.5	70	0.5	52	0.5	45	0.5	43	0.5 ns
				-40°C to 125°C	0.5	203	0.5	140	0.5	110	0.5	74	0.5	54	0.5	47	0.5	43	0.5 ns

## 6.9 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1$ V

See Figure 5 and Table 1 for test circuit and loading. See Figure 6, Figure 7, and Figure 8 for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V			
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	50	0.5	39	0.5	33	0.5	20	0.5	14	0.5	12	0.5	10	0.5	12
				-40°C to 125°C	0.5	50	0.5	39	0.5	33	0.5	20	0.5	14	0.5	12	0.5	10	0.5	12
		B	A	-40°C to 85°C	0.5	51	0.5	39	0.5	33	0.5	20	0.5	15	0.5	11	0.5	8	0.5	7
				-40°C to 125°C	0.5	51	0.5	39	0.5	33	0.5	20	0.5	15	0.5	12	0.5	8	0.5	7
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	28	0.5	28	0.5	28	0.5	28	0.5	28	0.5	28	0.5	28	0.5	28
				-40°C to 125°C	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29
		$\overline{OE}$	B	-40°C to 85°C	0.5	123	0.5	95	0.5	78	0.5	33	0.5	26	0.5	25	0.5	23	0.5	26
				-40°C to 125°C	0.5	124	0.5	95	0.5	79	0.5	34	0.5	27	0.5	26	0.5	24	0.5	26
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	39	0.5	39	0.5	39	0.5	39	0.5	39	0.5	39	0.5	39	0.5	39
				-40°C to 125°C	0.5	40	0.5	40	0.5	40	0.5	40	0.5	40	0.5	40	0.5	40	0.5	40
		$\overline{OE}$	B	-40°C to 85°C	0.5	124	0.5	87	0.5	70	0.5	51	0.5	38	0.5	33	0.5	26	0.5	25
				-40°C to 125°C	0.5	124	0.5	87	0.5	70	0.5	55	0.5	42	0.5	36	0.5	28	0.5	26

## 6.10 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V			
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	16	0.5	16	0.5	16	0.5	15	0.5	11	0.5	10	0.5	8	0.5	10
				-40°C to 125°C	0.5	16	0.5	16	0.5	16	0.5	15	0.5	11	0.5	10	0.5	8	0.5	10
		B	A	-40°C to 85°C	0.5	47	0.5	29	0.5	23	0.5	14	0.5	11	0.5	9	0.5	7	0.5	6
				-40°C to 125°C	0.5	47	0.5	29	0.5	23	0.5	14	0.5	11	0.5	9	0.5	7	0.5	6
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19
				-40°C to 125°C	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20
		$\overline{OE}$	B	-40°C to 85°C	0.5	120	0.5	91	0.5	74	0.5	29	0.5	22	0.5	20	0.5	20	0.5	20
				-40°C to 125°C	0.5	120	0.5	92	0.5	75	0.5	30	0.5	23	0.5	22	0.5	19	0.5	20
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	24	0.5	24	0.5	24	0.5	24	0.5	24	0.5	24	0.5	24	0.5	24
				-40°C to 125°C	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25
		$\overline{OE}$	B	-40°C to 85°C	0.5	28	0.5	29	0.5	33	0.5	41	0.5	31	0.5	27	0.5	22	0.5	19
				-40°C to 125°C	0.5	29	0.5	30	0.5	33	0.5	42	0.5	33	0.5	29	0.5	24	0.5	21

## 6.11 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15$ V

See Figure 5 and Table 1 for test circuit and loading. See Figure 6, Figure 7, and Figure 8 for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT			
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V			
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	12	0.5	11	0.5	11	0.5	11	0.5	9	0.5	8	0.5	7	0.5	7
				-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	0.5	9	0.5	9	0.5	7	0.5	7
		$\overline{OE}$	A	-40°C to 85°C	0.5	56	0.5	28	0.5	21	0.5	12	0.5	10	0.5	8	0.5	6	0.5	5
				-40°C to 125°C	0.5	56	0.5	28	0.5	21	0.5	12	0.5	10	0.5	9	0.5	7	0.5	6
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17
				-40°C to 125°C	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18
		$\overline{OE}$	B	-40°C to 85°C	0.5	117	0.5	90	0.5	73	0.5	28	0.5	21	0.5	19	0.5	16	0.5	18
				-40°C to 125°C	0.5	119	0.5	90	0.5	74	0.5	29	0.5	22	0.5	20	0.5	17	0.5	18
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19
				-40°C to 125°C	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20	0.5	20
		$\overline{OE}$	B	-40°C to 85°C	0.5	21	0.5	20	0.5	20	0.5	32	0.5	27	0.5	24	0.5	20	0.5	18
				-40°C to 125°C	0.5	22	0.5	22	0.5	22	0.5	34	0.5	29	0.5	26	0.5	22	0.5	19

## 6.12 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT		
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	10	0.5	10	0.5	9	0.5	8	0.5	7	0.5	6	0.5	6	ns
				-40°C to 125°C	0.5	10	0.5	10	0.5	9	0.5	8	0.5	7	0.5	7	0.5	6	
		B	A	-40°C to 85°C	0.5	78	0.5	30	0.5	21	0.5	10	0.5	8	0.5	7	0.5	6	
				-40°C to 125°C	0.5	78	0.5	30	0.5	21	0.5	10	0.5	8	0.5	7	0.5	6	
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	ns
				-40°C to 125°C	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	
		$\overline{OE}$	B	-40°C to 85°C	0.5	115	0.5	89	0.5	72	0.5	26	0.5	19	0.5	18	0.5	14	
				-40°C to 125°C	0.5	117	0.5	89	0.5	72	0.5	28	0.5	21	0.5	19	0.5	15	
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	ns
				-40°C to 125°C	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	
		$\overline{OE}$	B	-40°C to 85°C	0.5	15	0.5	14	0.5	13	0.5	14	0.5	15	0.5	16	0.5	15	
				-40°C to 125°C	0.5	16	0.5	15	0.5	15	0.5	16	0.5	17	0.5	18	0.5	17	

## 6.13 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3$ V

See [Figure 5](#) and [Table 1](#) for test circuit and loading. See [Figure 6](#), [Figure 7](#), and [Figure 8](#) for measurement waveforms.

PARAMETER		FROM	TO	Test Conditions	B-Port Supply Voltage ( $V_{CCB}$ )												UNIT		
					0.7 ± 0.05 V		0.8 ± 0.04 V		0.9 ± 0.045 V		1.2 ± 0.1 V		1.5 ± 0.1 V		1.8 ± 0.15 V		2.5 ± 0.2 V		
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
$t_{pd}$	Propagation delay	A	B	-40°C to 85°C	0.5	10	0.5	9	0.5	9	0.5	8	0.5	6	0.5	6	0.5	5	
				-40°C to 125°C	0.5	10	0.5	9	0.5	9	0.5	8	0.5	6	0.5	6	0.5	5	
		$\overline{OE}$	A	-40°C to 85°C	0.5	221	0.5	40	0.5	24	0.5	12	0.5	10	0.5	7	0.5	6	
				-40°C to 125°C	0.5	221	0.5	40	0.5	24	0.5	12	0.5	10	0.5	7	0.5	6	
$t_{dis}$	Disable time	$\overline{OE}$	A	-40°C to 85°C	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	
				-40°C to 125°C	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	
		$\overline{OE}$	B	-40°C to 85°C	0.5	115	0.5	89	0.5	72	0.5	26	0.5	19	0.5	17	0.5	14	
				-40°C to 125°C	0.5	117	0.5	89	0.5	72	0.5	27	0.5	20	0.5	18	0.5	14	
$t_{en}$	Enable time	$\overline{OE}$	A	-40°C to 85°C	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	
				-40°C to 125°C	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	0.5	13	
		$\overline{OE}$	B	-40°C to 85°C	0.5	13	0.5	12	0.5	11	0.5	11	0.5	11	0.5	12	0.5	12	
				-40°C to 125°C	0.5	14	0.5	12	0.5	12	0.5	12	0.5	12	0.5	13	0.5	13	


## 6.14 Operating Characteristics: $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CCA}$	$V_{CCB}$	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance per transceiver (A to B: outputs enabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		2.4		pF
		0.8 V	0.8 V		2.3		
		0.9 V	0.9 V		2.2		
		1.2 V	1.2 V		2.2		
		1.5 V	1.5 V		2.2		
		1.8 V	1.8 V		2.2		
		2.5 V	2.5 V		2.4		
		3.3 V	3.3 V		3.0		
Power Dissipation Capacitance per transceiver (A to B: outputs disabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		1.5		pF
		0.8 V	0.8 V		1.5		
		0.9 V	0.9 V		1.5		
		1.2 V	1.2 V		1.5		
		1.5 V	1.5 V		1.5		
		1.8 V	1.8 V		1.5		
		2.5 V	2.5 V		1.6		
		3.3 V	3.3 V		2.0		
Power Dissipation Capacitance per transceiver (B to A: outputs enabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		13.4		pF
		0.8 V	0.8 V		15.0		
		0.9 V	0.9 V		14.0		
		1.2 V	1.2 V		20.7		
		1.5 V	1.5 V		29.6		
		1.8 V	1.8 V		40.2		
		2.5 V	2.5 V		65.8		
		3.3 V	3.3 V		91.7		
Power Dissipation Capacitance per transceiver (B to A: outputs disabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		1.3		pF
		0.8 V	0.8 V		1.1		
		0.9 V	0.9 V		1.1		
		1.2 V	1.2 V		1.0		
		1.5 V	1.5 V		1.0		
		1.8 V	1.8 V		1.0		
		2.5 V	2.5 V		1.0		
		3.3 V	3.3 V		1.0		

## Operating Characteristics: $T_A = 25^\circ\text{C}$ (continued)

PARAMETER	TEST CONDITIONS	$V_{CCA}$	$V_{CCB}$	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance per transceiver (A to B: outputs enabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		13.4		pF
		0.8 V	0.8 V		13.8		
		0.9 V	0.9 V		14.9		
		1.2 V	1.2 V		20.6		
		1.5 V	1.5 V		29.6		
		1.8 V	1.8 V		40.3		
		2.5 V	2.5 V		66.2		
		3.3 V	3.3 V		92.5		
Power Dissipation Capacitance per transceiver (A to B: outputs disabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		1.3		pF
		0.8 V	0.8 V		1.2		
		0.9 V	0.9 V		1.1		
		1.2 V	1.2 V		1.1		
		1.5 V	1.5 V		1.1		
		1.8 V	1.8 V		1.1		
		2.5 V	2.5 V		1.1		
		3.3 V	3.3 V		1.1		
Power Dissipation Capacitance per transceiver (B to A: outputs enabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		2.5		pF
		0.8 V	0.8 V		2.4		
		0.9 V	0.9 V		2.3		
		1.2 V	1.2 V		2.2		
		1.5 V	1.5 V		2.3		
		1.8 V	1.8 V		2.3		
		2.5 V	2.5 V		2.5		
		3.3 V	3.3 V		3.0		
Power Dissipation Capacitance per transceiver (B to A: outputs disabled)	$C_L = 0$ , $R_L = \text{Open}$ $f = 1 \text{ MHz}$ $t_{rise} = t_{fall} = 1 \text{ ns}$	0.7 V	0.7 V		1.6		pF
		0.8 V	0.8 V		1.5		
		0.9 V	0.9 V		1.5		
		1.2 V	1.2 V		1.5		
		1.5 V	1.5 V		1.5		
		1.8 V	1.8 V		1.5		
		2.5 V	2.5 V		1.6		
		3.3 V	3.3 V		2.0		

## 6.15 Typical Characteristics




## 7 Parameter Measurement Information

### 7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- $f = 1 \text{ MHz}$
- $Z_O = 50 \Omega$
- $\text{dv/dt} \leq 1 \text{ ns/V}$





(1)  $C_L$  includes probe and jig capacitance.

图 5. Load Circuit

表 1. Load Circuit Conditions

Parameter	$V_{CCO}$	$R_L$	$C_L$	$S_1$	$V_{TP}$
$\Delta t/\Delta V$ Input transition rise or fall rate	0.65 V – 3.6 V	1 M $\Omega$	15 pF	Open	N/A
$t_{pd}$ Propagation (delay) time	1.1 V – 3.6 V	2 k $\Omega$	15 pF	Open	N/A
	0.65 V – 0.95 V	20 k $\Omega$	15 pF	Open	N/A
	3 V – 3.6 V	2 k $\Omega$	15 pF	2 $\times$ $V_{CCO}$	0.3 V
$t_{en}, t_{dis}$ Enable time, disable time	1.65 V – 2.7 V	2 k $\Omega$	15 pF	2 $\times$ $V_{CCO}$	0.15 V
	1.1 V – 1.6 V	2 k $\Omega$	15 pF	2 $\times$ $V_{CCO}$	0.1 V
	0.65 V – 0.95 V	20 k $\Omega$	15 pF	2 $\times$ $V_{CCO}$	0.1 V
	3 V – 3.6 V	2 k $\Omega$	15 pF	GND	0.3 V
$t_{en}, t_{dis}$ Enable time, disable time	1.65 V – 2.7 V	2 k $\Omega$	15 pF	GND	0.15 V
	1.1 V – 1.6 V	2 k $\Omega$	15 pF	GND	0.1 V
	0.65 V – 0.95 V	20 k $\Omega$	15 pF	GND	0.1 V





(1) Output waveform on the condition that input is driven to a valid Logic Low.

(2) Output waveform on the condition that input is driven to a valid Logic High.

(3)  $V_{CCO}$  is the supply pin associated with the output port.

(4)  $V_{OH}$  and  $V_{OL}$  are typical output voltage levels with specified  $R_L$ ,  $C_L$ , and  $S_1$ .


**图 8. Enable Time And Disable Time**

## 8 Detailed Description

### 8.1 Overview

The SN74AXC4T774 is a 4-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIRx and OE) are reference to  $V_{CCA}$  logic levels, and Bx pins are referenced to  $V_{CCB}$  logic levels. The A port is able to accept I/O voltages ranging from 0.65 V to 3.6 V, while the B port can accept I/O voltages from 0.65 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state. See [Device Functional Modes](#) for a summary of the operation of the control logic.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the [Electrical Characteristics](#). The worst case resistance is calculated with the maximum input voltage, given in the [Absolute Maximum Ratings](#), and the maximum input leakage current, given in the [Electrical Characteristics](#), using ohm's law ( $R = V \div I$ ).

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in [Recommended Operating Conditions](#) to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

#### 8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the [Absolute Maximum Ratings](#) must be followed at all times.

#### 8.3.3 Partial Power Down ( $I_{off}$ )

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by  $I_{off}$  in the [Electrical Characteristics](#).

#### 8.3.4 $V_{CC}$ Isolation

The inputs and outputs for this device enter a high-impedance state when either supply is <100mV.

## Feature Description (接下页)

### 8.3.5 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

### 8.3.6 Glitch-free Power Supply Sequencing


Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral. For more information regarding the power up glitch performance of the AXC family of level translators, see the *Glitch Free Power Sequencing With AXC Level Translators* application report.

### 8.3.7 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as depicted in [图 9](#).

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



**图 9. Electrical Placement of Clamping Diodes for Each Input and Output**

### 8.3.8 Fully Configurable Dual-Rail Design

Both the  $V_{CCA}$  and  $V_{CCB}$  pins can be supplied at any voltage from 0.65 V to 3.6 V, making the device suitable for translating between any of the voltage nodes (0.7 V, 0.8 V, 0.9 V, 1.2 V, 1.8 V, 2.5 V and 3.3 V).

### 8.3.9 Supports High-Speed Translation

The SN74AXC4T774 device can support high data-rate applications. The translated signal data rate can be up to 310 Mbps when the signal is translated from 1.8 V to 3.3 V.

## 8.4 Device Functional Modes

**表 2. Function Table  
(Each Transceiver)<sup>(1)(2)</sup>**

CONTROL INPUTS		Port Status		OPERATION
$\overline{OE}$	DIR	A PORT	B PORT	
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	H	Input (Hi-Z)	Output (Enabled)	A data to B bus
H	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

(1) Input circuits of the data I/Os are always active.

(2) Pins configured as inputs should not be left floating.

## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74AXC4T774 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AXC4T774 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 310 Mbps when device translates a signal from 1.8 V to 3.3 V.

One example application is shown in [图 10](#), where the SN74AHC4T774 device is used to translate a low voltage SPI signal from an SoC to a higher voltage signal to properly drive the inputs of a GPS module, and vice versa.

## 9.2 Typical Application




图 10. Serial Peripheral Interface (SPI) Application

### 9.2.1 Design Requirements

For this design example, use the parameters listed in 表 3.

**表 3. Design Parameters**

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	0.65 V to 3.6 V
Output voltage range	0.65 V to 3.6 V

### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74AXC4T774 device to determine the input voltage range. For a valid logic-high, the value must exceed the high-level input voltage ( $V_{IH}$ ) of the input port. For a valid logic low the value must be less than the low-level input voltage ( $V_{IL}$ ) of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74AXC4T774 device is driving to determine the output voltage range.

### 9.2.3 Application Curve




图 11. Up Translation at 2.5 MHz (0.7 V to 3.3 V)

## 10 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices. For more information regarding the power up glitch performance of the AXC family of level translators, see the [Glitch Free Power Sequencing With AXC Level Translators](#) application report

## 11 Layout

### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1  $\mu$ F capacitor is recommended, but transient performance can be improved by having both 1  $\mu$ F and 0.1  $\mu$ F capacitors in parallel as bypass capacitors.
- The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing.

### 11.2 Layout Example




图 12. Layout Example

## 12 器件和文档支持

### 12.1 相关文档

请参阅如下相关文档：

德州仪器 (TI), 《慢速或浮点 CMOS 输入的影响》应用报告

德州仪器 (TI), 《AXC 系列器件电源定序》应用报告

德州仪器 (TI), 《SN74AXC4T774 评估模块工具文件夹》

### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商标

E2E is a trademark of Texas Instruments.

### 12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AXC4T774BQBR	PREVIEW	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4T774	
SN74AXC4T774PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SN4T774	Samples
SN74AXC4T774RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1UXR	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

## PACKAGE OPTION ADDENDUM


10-Dec-2020

---


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AXC4T774BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74AXC4T774PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AXC4T774RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AXC4T774BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74AXC4T774PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74AXC4T774RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0


# PACKAGE OUTLINE

**RSV0016A**



**UQFN - 0.55 mm max height**

ULTRA THIN QUAD FLATPACK - NO LEAD



4220314/C 02/2020

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 25X



SOLDER MASK DETAILS

4220314/C 02/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


# PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



## NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**BQB 16**

**WQFN - 0.8 mm max height**

2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4226161/A

# PACKAGE OUTLINE

## WQFN - 0.8 mm max height

BQB0016A

PLASTIC QUAD FLAT PACK-NO LEAD



4224640/A 11/2018

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

BQB0016A

WQFN - 0.8 mm max height


PLASTIC QUAD FLAT PACK-NO LEAD



## LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN

SCALE: 20X



4224640/A 11/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

BQB0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
85% PRINTED COVERAGE BY AREA  
SCALE: 20X

4224640/A 11/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司