

LSF0108-Q1 汽车类 8 通道多电压电平转换器

1 特性

- 符合汽车类应用的要求
- 具有符合 AEC-Q100 标准的下列结果：
 - 器件 HBM ESD 分类等级 2000V
 - 器件 CDM ESD 分类等级 1000V
- 用无方向引脚提供双向电压转换
- 容性负载 $\leq 30\text{pF}$ 时，最高支持 100MHz 的升压转换和 100MHz 以上的降压转换；容性负载为 50pF 时，最高支持 40MHz 的升压或降压转换
- 支持热插入
- 可实现以下电压之间的双向电压电平转换
 - 0.95V \leftrightarrow 1.8V、2.5V、3.3V、5V
 - 1.2V \leftrightarrow 1.8V、2.5V、3.3V、5V
 - 1.8V \leftrightarrow 2.5V、3.3V、5V
 - 2.5V \leftrightarrow 3.3V、5V
 - 3.3V \leftrightarrow 5V
- 低待机电流
- 支持晶体管-晶体管逻辑电路 (TTL) 的 5V 耐压 I/O 端口
- 低导通电阻 R_{on} ，可减少信号失真
- EN 为低电平时，I/O 引脚呈高阻态
- 采用直通引脚分配以简化印刷电路板 (PCB) 布线
- 锁存性能超过 100mA，符合 JESD 17 规范
- 运行温度范围：-40°C 至 +125°C

2 应用

- G
P
I
O
,
MDIO, PMBus, SMBus, SDIO, UART, I²C, 和其他电信基础设施中的接口
- 信息娱乐和仪表板
- 车身电子装置和照明
- 混合、电动和动力传动系统
- 被动安全性
- ADAS

3 说明


- 容性负载 $\leq 30\text{pF}$ 时，最高支持 100MHz 的升压转换和 100MHz 以上的降压转换；容性负载为 50pF 时，最高支持 40MHz 的升压/降压转换：
 - 允许 LSF 系列支持更多的消费类或电信接口 (MDIO 或 SDIO)。
- 双向电压转换 (不使用 DIR 引脚)：
 - 最大限度地降低系统工作量，从而提升双向接口 (PMBus、I²C 或 SMBus) 电压转换性能。
- IO 端口可耐受 5V 电压且支持 125°C 高温：
 - LSF 系列可耐受 5V 电压且支持 125°C 高温，能够灵活兼容工业和电信应用中的 TTL 电平。
- 通道的特定转换：
 - LSF 系列能够为每条通道设置不同的电压转换电平。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|------------|------------|-----------------|
| LSF0108-Q1 | TSSOP (20) | 4.40mm x 6.50mm |

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

器件引脚布局图



Copyright © 2016, Texas Instruments Incorporated



目录

| | | | | | |
|------|---|---|------|--|----|
| 1 | 特性 | 1 | 7 | Parameter Measurement Information | 7 |
| 2 | 应用 | 1 | 8 | Detailed Description | 8 |
| 3 | 说明 | 1 | 8.1 | Overview | 8 |
| 4 | 修订历史记录 | 2 | 8.2 | Functional Block Diagram | 8 |
| 5 | Pin Configuration and Functions | 3 | 8.3 | Feature Description | 9 |
| 6 | Specifications | 4 | 8.4 | Device Functional Modes | 9 |
| 6.1 | Absolute Maximum Ratings | 4 | 9 | Applications and Implementation | 10 |
| 6.2 | ESD Ratings | 4 | 9.1 | Application Information | 10 |
| 6.3 | Recommended Operating Conditions | 4 | 9.2 | Typical Application | 10 |
| 6.4 | Thermal Information | 4 | 10 | Power Supply Recommendations | 15 |
| 6.5 | Electrical Characteristics | 5 | 11 | Layout | 15 |
| 6.6 | Switching Characteristics (Translating Down), $V_{GATE} = 3.3\text{ V}$ | 5 | 11.1 | Layout Guidelines | 15 |
| 6.7 | Switching Characteristics (Translating Down), $V_{GATE} = 2.5\text{ V}$ | 5 | 11.2 | Layout Example | 15 |
| 6.8 | Switching Characteristics (Translating Up), $V_{GATE} = 3.3\text{ V}$ | 6 | 12 | 器件和文档支持 | 17 |
| 6.9 | Switching Characteristics (Translating Up), $V_{GATE} = 2.5\text{ V}$ | 6 | 12.1 | 接收文档更新通知 | 17 |
| 6.10 | Typical Characteristics | 6 | 12.2 | 社区资源 | 17 |
| | | | 12.3 | 商标 | 17 |
| | | | 12.4 | 静电放电警告 | 17 |
| | | | 12.5 | 术语表 | 17 |
| | | | 13 | 机械、封装和可订购信息 | 17 |

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

| Changes from Revision B (June 2016) to Revision C | Page |
|---|------|
| • Changed <i>Thermal Information</i> values | 4 |

| Changes from Revision A (May 2016) to Revision B | Page |
|--|------|
| • 已删除 经测试，静电放电 (ESD) 性能符合 JESD 22 规范 (特性) | 1 |
| • 更新了特性和应用 | 1 |
| • 已添加 接收文档更新通知部分 | 1 |
| • Deleted $R_{\theta JA}$ from <i>Absolute Maximum Ratings</i> table | 4 |
| • Changed ANSI/ESDA/JEDEC JS-001 to AEC-Q100 - 002 and JEDEC specification JESD22- V C101 to AEC-100-011 in <i>ESD Ratings</i> | 4 |
| • Updated <i>Short Trace Layout</i> image | 15 |

| Changes from Original (May 2016) to Revision A | Page |
|--|------|
| • 已更改 “产品预览”至“量产数据” | 1 |

5 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|--------|-----|-----|--|
| NAME | NO. | | |
| A1 | 3 | I/O | Data port |
| A2 | 4 | I/O | Data port |
| A3 | 5 | I/O | Data port |
| A4 | 6 | I/O | Data port |
| A5 | 7 | I/O | Data port |
| A6 | 8 | I/O | Data port |
| A7 | 9 | I/O | Data port |
| A8 | 10 | I/O | Data port |
| B1 | 18 | I/O | Data port |
| B2 | 17 | I/O | Data port |
| B3 | 16 | I/O | Data port |
| B4 | 15 | I/O | Data port |
| B5 | 14 | I/O | Data port |
| B6 | 13 | I/O | Data port |
| B7 | 12 | I/O | Data port |
| B8 | 11 | I/O | Data port |
| EN | 20 | I | Switch enable input; connect to Vref_B and pull-up through a high resistor (200 kΩ). |
| GND | 1 | - | Ground |
| Vref_A | 2 | - | Reference supply voltage A; see . |
| Vref_B | 19 | - | Reference supply voltage B; see . |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-----------|-------------------------------------|-----------|-----|------|
| V_I | Input voltage ⁽²⁾ | -0.5 | 7 | V |
| $V_{I/O}$ | Input/output voltage ⁽²⁾ | -0.5 | 7 | V |
| | Continuous channel current | | 128 | mA |
| I_{IK} | Input clamp current | $V_I < 0$ | -50 | mA |
| T_J | Max Junction temperature | | 150 | °C |
| T_{stg} | Storage temperature | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

6.2 ESD Ratings

| | | VALUE | UNIT |
|-------------|-------------------------|---|-------|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2000 |
| | | Charged-device model (CDM), per AEC Q100-011 | ±1000 |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------|--------------------------------|-----|-----|------|
| $V_{I/O}$ | Input/output voltage | 0 | 5 | V |
| $V_{ref_A/B/EN}$ | Reference voltage | 0 | 5 | V |
| I_{PASS} | Pass transistor current | | 64 | mA |
| T_A | Operating free-air temperature | -40 | 125 | °C |

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | LSF0108-Q1 | UNIT |
|----------------------|--|------------|------|
| | | PW (TSSOP) | |
| | | 20 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 110.7 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 45.4 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 62.6 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter | 6.6 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 61.9 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | n/a | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---|--|--|-----|--------------------|----------|---------------|
| V_{IK} | $I_I = -18 \text{ mA}$, $V_{EN} = 0$ | | | | -1.2 | V |
| I_{IH} | $V_I = 5 \text{ V}$, $V_{EN} = 0$ | | | | 5 | μA |
| I_{CC} | $V_{ref_B} = V_{EN} = 5.5 \text{ V}$, $V_{ref_A} = 4.5 \text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND | | | 6 | | μA |
| $C_{I(ref_A/B/EN)}$ | $V_I = 3 \text{ V}$ or 0 | | | 11 | | pF |
| $C_{io(off)}$ | $V_O = 3 \text{ V}$ or 0, $V_{EN} = 0$ | | | 4 | 6 | pF |
| $C_{io(on)}$ | $V_O = 3 \text{ V}$ or 0, $V_{EN} = 3 \text{ V}$ | | | 10.5 | 12.5 | pF |
| $r_{on}^{(2)}$ | $V_I = 0$, $I_O = 64 \text{ mA}$ | $V_{ref_A} = 3.3 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 8 | | Ω |
| | | $V_{ref_A} = 1.8 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 9 | | |
| | | $V_{ref_A} = 1.0 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 10 | | |
| | $V_I = 0$, $I_O = 32 \text{ mA}$ | $V_{ref_A} = 1.8 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 10 | | Ω |
| | | $V_{ref_A} = 2.5 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 15 | | |
| | $V_I = 1.8 \text{ V}$, $I_O = 15 \text{ mA}$ | $V_{ref_A} = 3.3 \text{ V}$; $V_{ref_B} = V_{EN} = 5 \text{ V}$ | | 9 | | Ω |
| | $V_I = 1.0 \text{ V}$, $I_O = 10 \text{ mA}$ | $V_{ref_A} = 1.8 \text{ V}$; $V_{ref_B} = V_{EN} = 3.3 \text{ V}$ | | 18 | | Ω |
| | $V_I = 0 \text{ V}$, $I_O = 10 \text{ mA}$ | $V_{ref_A} = 1.0 \text{ V}$; $V_{ref_B} = V_{EN} = 3.3 \text{ V}$ | | 20 | | Ω |
| $V_I = 0 \text{ V}$, $I_O = 10 \text{ mA}$ | $V_{ref_A} = 1.0 \text{ V}$; $V_{ref_B} = V_{EN} = 1.8 \text{ V}$ | | 30 | | Ω | |

(1) All typical values are at $T_A = 25^\circ\text{C}$.

(2) Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.

6.6 Switching Characteristics (Translating Down), $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 3.3 \text{ V}$, $V_{IH} = 3.3 \text{ V}$, $V_{IL} = 0$, and $V_M = 1.15 \text{ V}$ (unless otherwise noted) (see [Figure 2](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ | | $C_L = 30 \text{ pF}$ | | $C_L = 15 \text{ pF}$ | | UNIT |
|-----------|--------------|-------------|-----------------------|-----|-----------------------|-----|-----------------------|-----|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | |
| t_{PLH} | A or B | B or A | 1.9 | | 1.4 | | 0.75 | | ns |
| t_{PHL} | | | 2 | | 1.5 | | 0.85 | | |

6.7 Switching Characteristics (Translating Down), $V_{GATE} = 2.5 \text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 2.5 \text{ V}$, $V_{IH} = 2.5 \text{ V}$, $V_{IL} = 0$, and $V_M = 0.75 \text{ V}$ (unless otherwise noted) (see [Figure 2](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $C_L = 50 \text{ pF}$ | | $C_L = 30 \text{ pF}$ | | $C_L = 15 \text{ pF}$ | | UNIT |
|-----------|--------------|-------------|-----------------------|-----|-----------------------|-----|-----------------------|-----|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | |
| t_{PLH} | A or B | B or A | 2 | | 1.45 | | 0.8 | | ns |
| t_{PHL} | | | 2.1 | | 1.55 | | 0.9 | | |

6.8 Switching Characteristics (Translating Up), $V_{GATE} = 3.3\text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 3.3\text{ V}$, $V_{IH} = 2.3\text{ V}$, $V_{IL} = 0$, $V_T = 3.3\text{ V}$, $V_M = 1.15\text{ V}$ and $R_L = 300$ (unless otherwise noted) (see [Figure 2](#))


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $C_L = 50\text{ pF}$ | | $C_L = 30\text{ pF}$ | | $C_L = 15\text{ pF}$ | | UNIT |
|-----------|--------------|-------------|----------------------|-----|----------------------|-----|----------------------|-----|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | |
| t_{PLH} | A or B | B or A | 2.1 | | 1.55 | | 0.9 | | ns |
| t_{PHL} | | | 2.2 | | 1.65 | | 1 | | |

6.9 Switching Characteristics (Translating Up), $V_{GATE} = 2.5\text{ V}$

over recommended operating free-air temperature range, $V_{GATE} = 2.5\text{ V}$, $V_{IH} = 1.5\text{ V}$, $V_{IL} = 0$, $V_T = 2.5\text{ V}$, $V_M = 0.75\text{ V}$ and $R_L = 300$ (unless otherwise noted) (see [Figure 2](#))

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $C_L = 50\text{ pF}$ | | $C_L = 30\text{ pF}$ | | $C_L = 15\text{ pF}$ | | UNIT |
|-----------|--------------|-------------|----------------------|-----|----------------------|-----|----------------------|-----|------|
| | | | TYP | MAX | TYP | MAX | TYP | MAX | |
| t_{PLH} | A or B | B or A | 1.8 | | 1.35 | | 0.8 | | ns |
| t_{PHL} | | | 1.9 | | 1.45 | | 0.9 | | |


6.10 Typical Characteristics




C005

图 1. Signal Integrity (1.8 to 3.3 V Translation Up at 50 MHz)


7 Parameter Measurement Information



| USAGE | SWITCH |
|------------------|--------|
| Translating up | S1 |
| Translating down | S2 |



TRANSLATING UP



TRANSLATING DOWN

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 C. The outputs are measured one at a time, with one transition per measurement.

图 2. Load Circuit for Outputs

8 Detailed Description

8.1 Overview

The LSF0108-Q1 may be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The LSF0108-Q1 is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF0108-Q1 can achieve 100 MHz with appropriate pull-up resistors and layout. The LSF0108-Q1 may also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagram




图 3. LSF0108-Q1 Functional Block Diagram

8.3 Feature Description

The LSF0108-Q1 are bidirectional voltage level translators operational from 0.95 to 4.5 V (Vref_A) and 1.8 to 5.5 V (Vref_B). This allows bidirectional voltage translations between 1 V and 5 V without the need for a direction pin in open-drain or push-pull applications. LSF0108-Q1 supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250-Ω pullup resistor.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R_{on} of the switch allows connections to be made with minimal propagation delay and signal distortion. The voltage on the An port is limited to the voltage set by Vref_A, assuming the higher voltage is on the Bn port when the Bn port is HIGH. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage ($V_{pu\#}$) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.

The supply voltage ($V_{pu\#}$) for each channel can be individually set up with a pull-up resistor. For example, CH1 can be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on and the An I/O is connected to the Bn I/O, respectively. This connection allows bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_B. EN must be LOW to ensure the high-impedance state during power-up or power-down.

8.4 Device Functional Modes

表 1 shows the functional modes of the LSF devices.

表 1. Function Table

| INPUT EN ⁽¹⁾ PIN | FUNCTION |
|-----------------------------|----------|
| H | An = Bn |
| L | H-Z |

(1) EN is controlled by V_{ref_B} logic levels and should be at least 1 V higher than V_{ref_A} for best translator.

9 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LSF0108-Q1 device are able to perform voltage translation for open-drain or push-pull interface. 表 2 provides some consumer/telecom interfaces as reference to the different channel numbers that are supported by the LSF0108-Q1.

表 2. Voltage Translator for Consumer/Telecom Interface

| Part Name | Channel Number | Interface |
|------------|----------------|---|
| LSF0108-Q1 | 8 | GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I ² C, SPI |

9.2 Typical Application

9.2.1 I²C PMBus, SMBus, GPIO




图 4. Bidirectional Translation to Multiple Voltage Levels

Typical Application (接下页)

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0108-Q1 has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. The power consumption is very low because LSF0108-Q1 is a switch-type voltage translator. It is recommended to always enable LSF0108-Q1 for bidirectional application (I²C, SMBus, PMBus, or MDIO).

表 3. Application Operating Condition

| PARAMETER | | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------------|--------------|-----|--------|------|
| Vref_A ⁽¹⁾ | reference voltage (A) | 0.95 | | 4.5 | V |
| Vref_B | reference voltage (B) | Vref_A + 0.8 | | 5.5 | V |
| V _{I(EN)} | input voltage on EN pin | Vref_A + 0.8 | | 5.5 | V |
| V _{pu} | pull-up supply voltage | 0 | | Vref_B | V |

(1) Vref_A have to be the lowest voltage level across all of inputs and outputs.

The 200 kΩ, pull-up resistor is required to allow Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. Also Vref_B and V_{I(EN)} are recommended to be at 1.0 V higher than Vref_A for best signal integrity.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref_B and both pins pulled to HIGH side V_{pu} through a pull-up resistor (typically 200 kΩ). This allows Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. The master output driver can be push-pull or open-drain (pull-up resistors may be required) and the slave device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to V_{pu}).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

In [图 4](#), the reference supply voltage (Vref_A) is connected to the processor core power supply voltage. When Vref_B is connected through a 200 kΩ resistor to a 3.3 V V_{pu} power supply, and Vref_A is set 1 V. The output of A3 and B4 has a maximum output voltage equal to Vref_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to V_{pu}.

9.2.1.2.2 Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, to calculate the pull-up resistor value use [公式 1](#):

$$R_{pu} = (V_{pu} - 0.35 \text{ V}) / 0.015 \text{ A} \quad (1)$$

[表 4](#) summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0108-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0108-Q1 device.

表 4. Pull-up Resistor Values⁽¹⁾⁽²⁾

| V_{DPU} | 15 mA | | 10 mA | | 3 mA | |
|-----------|----------------------|----------------------------------|----------------------|----------------------------------|----------------------|----------------------------------|
| | NOMINAL (Ω) | +10% ⁽³⁾ (Ω) | NOMINAL (Ω) | +10% ⁽³⁾ (Ω) | NOMINAL (Ω) | +10% ⁽³⁾ (Ω) |
| 5 V | 310 | 341 | 465 | 512 | 1550 | 1705 |
| 3.3 V | 197 | 217 | 295 | 325 | 983 | 1082 |
| 2.5 V | 143 | 158 | 215 | 237 | 717 | 788 |
| 1.8 V | 97 | 106 | 145 | 160 | 483 | 532 |
| 1.5 V | 77 | 85 | 115 | 127 | 383 | 422 |
| 1.2 V | 57 | 63 | 85 | 94 | 283 | 312 |

(1) Calculated for $V_{OL} = 0.35$ V


(2) Assumes output driver $V_{OL} = 0.175$ V at stated current

(3) +10% to compensate for V_{DD} range and resistor tolerance

9.2.1.2.3 LSF0108-Q1 Bandwidth

The maximum frequency of the LSF0108-Q1 is dependent on the application. The device can operate at speeds of >100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF0108-Q1 behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

图 5 shows a bandwidth measurement of the LSF0108-Q1 using a two-port network analyzer.


图 5. 3-dB Bandwidth

The 3-dB point of the LSF0108-Q1 is ≈ 600 MHz; however, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the LSF0108-Q1, a digital clock frequency of greater than 100 MHz can be achieved.

The LSF0108-Q1 does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pull-up resistor is needed on the host side (3.3 V) if the LSF0108-Q1 is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the LSF0108-Q1 on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or knee) in the frequency spectrum of fast edges where frequency components higher than f_{knee} are insignificant in determining the shape of the signal.

To calculate the maximum practical frequency component, or the knee frequency (f_{knee}), use [公式 2](#) and [公式 3](#):

$$f_{knee} = 0.5 / RT \text{ (10 – 80\%)} \quad (2)$$



$$f_{knee} = 0.4 / RT \text{ (20 – 80\%)} \quad (3)$$

For signals with rise time characteristics based on 10% to 90% thresholds, f_{knee} is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications, f_{knee} is equal to 0.4 divided by the rise time of the signal.


Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the LSF0108-Q1 close to the I²C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pull-up resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

9.2.1.3 Application Curves



9.2.2 Multiple Voltage Translation in Single Device



9.2.2.1 Design Requirements

Refer to [Design Requirements](#).

9.2.2.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#).

9.2.2.3 Application Curve




图 8. Translation Down (3.3 to 1.8 V) at 150 MHz

10 Power Supply Recommendations

There are no power sequence requirements for the LSF0108-Q1. For enable and reference voltage guidelines, please refer to the [Enable, Disable, and Reference Voltage Guidelines](#).

11 Layout

11.1 Layout Guidelines

Because the LSF0108-Q1 is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

11.2 Layout Example




图 9. Short Trace Layout




图 10. Device Placement

Layout Example (接下页)




图 11. Waveform From TP1 (Pull-Up Resistor: 160-Ω and 50-pF Capacitance 3.3 V to 1.8 V at 100 MHz)




图 12. Waveform From TP2 (Pull-Up Resistor: 160-Ω and 50-pF Capacitance 1.8 V to 3.3 V at 100 MHz)

12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是适用于指定器件的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航窗格。

重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| LSF0108QPWRQ1 | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | LSF0108Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LSF0108QPWRQ1 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LSF0108QPWRQ1 | TSSOP | PW | 20 | 2000 | 364.0 | 364.0 | 27.0 |

MECHANICAL DATA

PW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司