


Rad-Hard 40 A - 200 V fast recovery rectifier



The TO-254-AA is a metallic package. It is not connected to any pin nor to the inside die.



Features

- Forward current: 2 x 20 A
- Repetitive peak reverse voltage: 200 V
- Low forward voltage drop: 0.87 V at 40 A / 125 °C
- · Monolithic dual die common cathode
- · Ceramic hermetic package
- · TID and SEE tested
- Package mass: 9.4 g
- ESCC qualified: 5103/033

Description

The STTH40200CHR is a monolithic dual rectifier assembled in a TO-254AA hermetic package and screened to comply with the ESCC5000 specification for Rad-Hard products. It is in addition tested in total dose rate and in single event effect. it is ESCC qualified.

The ESCC Detail Specification for this device is available from the European Space Agency web site. ST guarantees full compliance of qualified parts with the ESCC Detailed Specification.

Product summary				
I _{F(AV)}	2 x 20 A			
V _{RRM}	200 V			
T _j (max)	175 °C			
V _{F(max)} at 125 °C	0.87 V			

Product status link
STTH40200CHR



1 Characteristics

1.1 Absolute maximum ratings

The absolute maximum ratings are limiting values at 25°C, per diodes unless otherwise notified. Values provided in Table 1. Absolute maximum ratings shall not be exceeded at any time during use or storage

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{RRM}	Repetitive peak reverse voltage	200	V
I _O	Average output rectified current per diode ⁽¹⁾ per package	40 40	А
I _{FSM} ⁽²⁾	Forward surge current	300	Α
T _{op}	Operating temperature range (case temperature)	-65 to +175	°C
T _j	Maximum junction temperature	+175	°C
T _{stg}	Storage temperature range	-65 to +175	°C
T _{sol} ⁽³⁾	Soldering temperature	+245	°C

^{1.} DC value. For T_{case} > +110 °C, derate linearly to 0 A at +175 °C.

1.2 Thermal parameters

Table 2. Thermal parameters

Symbol	Parameter	Typ. value	Max. value	Unit	
P., a .	R _{th(j-c)} Thermal resistance, junction to case ⁽¹⁾	Per diode	-	1.4	°C/W
' tn(j-c)		Per package	-	1.0	C/VV

1. When only 1 diode is used, the dissipation is made from a part of the die, hence to a higher thermal resistance.

DS12525 - Rev 5 page 2/12

^{2.} Pulse width 680 µs with duty cycle <= 2%

^{3.} Duration 5 seconds maximum with at least 3 minutes between consecutive temperature peaks.



1.3 Electrical characteristics

Limiting value per diodes, unless otherwise specified.

Table 3. Static electrical characteristics

Symbol	Parameter	MIL-STD-750 test method	Test condition	Min.	Max.	Unit	
I_	I _R Reverse leakage current 4016		DC method, V _R = 200 V	T _j = 25 °C	-	30	
iR	Reverse leakage current	4016	DC memod, VR = 200 V	T _j = 125 °C	-	300	μA
				T _j = -55 °C	-	1.04	
			I _F = 5 A	T _j = 25 °C	-	0.87	
				T _j = 125 °C	-	0.66	
		p 4011		T _j = -55 °C	-	1.07	
			I _F = 10 A	T _j = 25 °C	-	0.92	
				T _j = 125 °C	-	0.75	
			4011 I _F = 20 A	T _j = -55 °C	-	1.15	
V _F ⁽²⁾	Forward voltage drop			T _j = 25 °C	-	1.02	V
				T _j = 125 °C	-	0.87	
			I _F = 30 A	T _j = -55 °C	-	1.2	
				T _j = 25 °C	-	1.09	
				T _j = 125 °C	-	0.95	
				T _j = -55 °C	-	1.25	
			I _F = 40 A	T _j = 25 °C	-	1.15	
				T _j = 125 °C	-	1.02	

^{1.} Test performed with both anode terminals 2 and 3 tied together

Table 4. Dynamic electrical characteristics

Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
C (1)	Junction capacitance	T _j = 25 °C	V _R = 10 V, F = 1 MHz		-	225	pF
t _{rr} ⁽¹⁾⁽²⁾	Reverse recovery time	T _j = 25 °C	I _F = 1 A, dIF/dt = -50 A/µs, V _R = 30 V	-	-	60	ns
I _{RM} ⁽²⁾	Reverse recovery current			-	9.5		Α
Q _{RR}	Reverse recovery charges	T _j = 125 °C	$I_F = 20 \text{ A}, \text{ dIF/dt} = -200 \text{ A/}\mu\text{s}, V_R = 160 \text{ V}$	-	295		nC
S _{factor}	Softness factor			-	0.25		

^{1.} By default, guaranteed by sampling. Guaranteed by a 100% test in case the sampling acceptance criteria is not met.

DS12525 - Rev 5 page 3/12

^{2.} Pulse width 680 µs, duty cycle ≤ 2%

^{2.} Guaranteed by design and characterization. Not tested in production



1.4 Characteristics (curves)







Figure 2. Maximum forward voltage drop versus forward current $\begin{matrix} I_{p}(A) \\ 1000.0 \\ \hline 100.0 \\ \hline 10.0 \\ \hline 10.0 \\ \hline 0.1 \\ \hline 0.0 \\ \hline 0.5 \\ \hline 1.0 \\ \hline 1.5 \\ \hline 2.0 \\ \hline \end{matrix}$

Figure 3. Relative variation of Rthjc versus pulse duration $Z_{th(j-c)}$ / $R_{th(j-c)}$ 1.0 0.9 0.4 0.3 0.2 0.1 $t_p(s)$ тиш 0.0 1.E-04 1.E-03 1.E-02 1.E-01 1.E+00








DS12525 - Rev 5 page 4/12











Figure 9. Junction capacitance versus reverse voltage applied (typical values)



DS12525 - Rev 5 page 5/12



2 Radiation

The technology of STMicroelectronics Rad-Hard rectifier's diodes is intrinsically highly resistant to radiative environments.

The product radiation hardness assurance is supported by a total ionisation dose (TID) test at high dose rate and a single effect event (SEE) characterization.

2.1 Total dose radiation (TID) testing

Diodes are considered as intrinsically immune to Total Ionization Dose (TID) up to at least 300 krad(Si) as per ESCC-Q-ST-60-15C.

ST has characterized the STTH40200CHR in TID up to 3 Mrad(Si) on 21 parts issued from two different diffusion lots, packaged in SMD1, 7 parts unbiased, 7 parts reverse biased and 7 parts forward biased.

The irradiation has been done according to the ESCC 22900 specification standard window i.e. high dose rate (0.36 to 180 krad(Si)/hour).

Both pre-irradiation and post-irradiation performances have been tested using the same circuitry and test conditions for a direct comparison can be done (T_{amb} = 22 ±3 °C unless otherwise specified).

The key parameters were measured four times:

- · Before irradiation
- After irradiation at final dose 3 Mrad (Si)
- After 168 hrs at room temperature
- After 168 hrs at 100 °C anneal

All parameters stay within specification after each steps, supporting the claim that the product sustains 3 Mrad(Si). However, in absence of TID test on each wafer lot, the product is not ESCC qualified at this radiation level.

2.2 Single event effect

The Single Event Effect (SEE) relevant to power rectifiers are characterized, i.e. the Single Event Burnout (SEB). The tests are performed as per ESCC 25100, each one on 3 pieces from 1 wafer at room temperature.

The accept/reject criteria are:

• SEB (destructive mode):

The diode is reverse biased during irradiation. The test is stopped as soon as a SEB occurs or when the reverse leakage current is above the specification or when the overall fluency on the component reaches 1E7 cm².

PIST (post-irradiation stress) test:

After the irradiation, a stress is applied to the diode in order to reveal any latent damage on the irradiated devices

The reverse voltage value is increased from 0 V to 100% of V_R max. and then decreased from 100% of the V_R max. to 0 V. At each step, the reverse leakage current value is measured.

Table 5. Radiation hardness assurance summary

Туре	Conditions	Result		
Total ionisation dose	Total ionisation dose Charaterization of 2 wafer lots at 22 +/- 3°C High dose rate 7 reverse biased + 7 forward biased + 7 unbiased			
Single effect burnout	LET : 62.5 MeV.cm/mg V _{cc} : 400 V - Ambient temperature : 25°C	No burnout		

DS12525 - Rev 5 page 6/12



3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

3.1 TO-254AA package information

R1 H G QF QF QM QM

Figure 10. TO-254AA package outline

The TO-254-AA is a metallic package. It is not connected to any pin nor to the inside die.

DS12525 - Rev 5 page 7/12



Table 6. TO-254AA package mechanical data

O-mak a la		Dimansions (m	m)		Dimansions (inche	s)
Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	13.59		13.84	0.535		0.545
В	13.59		13.84	0.535		0.545
С	20.07		20.32	0.790		0.800
D	6.3		6.7	0.248		0.264
E	1		3.9	0.039		0.154
ØF	3.5		3.9	0.138		0.154
G	16.89		17.4	0.665		0.685
Н		6.86 BSC 0.270 BSC				
ØI	0.89		1.14	0.035		0.045
J	3.81 BSC				0.150 BSC	
K		3.81 BSC			0.150 BSC	
L	12.95		14.5	0.510		0.571
ØM		3.05			0.120	
N			0.71			0.028
R1			1			0.039
R2		1.65			0.065	

- 1. 3 locations
- 2. Radius of heatsink flange corner 4 locations
- 3. Radius of body corner 4 locations

DS12525 - Rev 5 page 8/12



4 Ordering information

Table 7. Ordering information

All order codes on a single line	ESCC detail specification	Quality	Package	Lead finishing	Marking ⁽¹⁾	Weight	Packing
STTH40200CHY1	-	Engineering model	Gold	STTH40200CHY1			
STTH40200CHYG	5103/033/01	Flight model	TO-254AA		510303301	9.4 g	Strip pack
STTH40200CHYT	5103/033/02			Solder dip	510303302		

- 1. Specific marking only. The full marking includes in addition:
 - For the Engineering Models: ST logo, date code, country of origin (FR)
 - For flight parts: ST logo, date code, country of origin (FR), ESA logo, serial number of the part within the assembly lot

DS12525 - Rev 5 page 9/12



5 Other information

5.1 Traceability information

Date code information is described in the table below.

Table 8. Date codes

Model	Date code ⁽¹⁾	
EM	3yywwN	
ESCC	yywwN	

^{1.} yy = year, ww = week number, N = lot index in the week.

5.2 Documentation

Documentation is provided for each product as per below table.

Table 9. Default documentation provided with the parts

Quality level	Documentation					
Engineering model	Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference data sheet Reference to TN1181 on engineering models ST Rennes assembly lot ID					
ESCC flight	Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Diffusion line (plant + wafer size) Diffusion run (wafer lot number) and wafer ID Reference of the applicable ESCC Qualification maintenance lot Reference to the ESCC detail specification ST Rennes assembly lot ID					

DS12525 - Rev 5 page 10/12



Revision history

Table 10. Document revision history

Date	Revision	Changes
14-May-2018	1	First issue.
04-May-2020	2	Updated ESCC qualification on Section Features and Table 7. Ordering information.
09-Jun-2020	3	Updated Section Features and Table 7.
27-Jul-2020	4	Updated Table 7.
16-Dec-2020	5	Added Section 1.4 Characteristics (curves).

DS12525 - Rev 5 page 11/12



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

DS12525 - Rev 5 page 12/12