

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

DGG, DGV, OR DL PACKAGE

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max  $t_{pd}$  of 2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Ideal for Use in PC100 Register DIMM, **Revision 1.1**
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### **DESCRIPTION/ORDERING INFORMATION**

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

(TOP VIEW)						
		ТТ				
NC	1	U t	56	GND		
NC	2	5	55 🛛	NC		
Y1	3	5	54	A1		
GND	4	5	53 🛛	GND		
Y2	5	5	52 🛛	A2		
Y3	6	5	51	A3		
$V_{CC}$	7	5	50	V <sub>CC</sub>		
Y4	8	4	19	A4		
Y5	9	4	18	A5		
Y6	10	4	17	A6		
GND	11	4	16	GND		
Y7	12	4	15	A7		
Y8	13	4	14	A8		
Y9	14	. 4	13 🛛	A9		
Y10	15	4	12	A10		
Y11	16	۷	11	A11		
Y12	<b>[</b> 17	Ζ.	10 🛛	A12		
GND	18	3	39	GND		
Y13	19	3	38	A13		
Y14	20	3	37	A14		
Y15	21	3	36	A15		
$V_{CC}$	22	3	35	V <sub>CC</sub>		
Y16	23	3	34 🛛	A16		
Y17	24	3	33 🛛	A17		
GND	25	3	32	GND		
Y18	26	3	31	A18		
OE	27	3	30	CLK		
LE	28	2	29	GND		

NC - No internal connection

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ALVC16835DL	ALVC16835
	330F - DL	Tape and reel	SN74ALVC16835DLR	ALVC 10033
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVC16835DGGR	ALVC16835
-40°C 10 85°C	TVSOP - DGV	Tape and reel	SN74ALVC16835DGVR	VC835
	VFBGA - GQL	Tone and real	SN74ALVC16835GQLR	VC835
	VFBGA - ZQL (Pb-free)	<ul> <li>Tape and reel</li> </ul>	SN74ALVC16835ZQLR	vC033

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



#### **GQL OR ZQL PACKAGE** (TOP VIEW) 1 2 3 4 5 6 000000 Α 000000 в 000000 С 000000 D Е O O $\bigcirc \bigcirc$ $\bigcirc \bigcirc$ OOF 000000 G 000000 н 000000 J 000000 Κ

#### **TERMINAL ASSIGNMENTS(1)**

	1	2	3	4	5	6
Α	Y1	NC	NC	GND	NC	A1
В	Y3	Y2	GND GND		A2	A3
С	Y5	Y4	V <sub>CC</sub>	V <sub>CC</sub>	A4	A5
D	Y7	Y6	GND GND A6		A6	A7
E	Y9	Y8			A8	A9
F	Y10	Y11			A11	A10
G	Y12	Y13	GND	GND	A13	A12
н	Y14	Y15	V <sub>CC</sub>	V <sub>CC</sub>	A15	A14
J	Y16	Y17	GND	GND	A17	A16
К	Y18	ŌE	LE	GND	CLK	A18

(1) NC - No internal connection


#### **FUNCTION TABLE**

	IN	PUTS		OUTPUT
OE	LE	CLK	Α	Y
Н	Х	Х	Х	Z
L	н	Х	L	L
L	н	Х	н	Н
L	L	$\uparrow$	L	L
L	L	$\uparrow$	н	Н
L	L	L or H	Х	Y <sub>0</sub> <sup>(1)</sup>

 Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

#### LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels

Pin numbers shown are for the DGG, DGV, and DL packages.

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$	or GND		±100	mA
		DGG package		64	
0	Declars thermal impedance $(4)$	DGV package		48	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		56	C/vv
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		1.65	3.6	V	
		$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V <sub>IH</sub>	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V	
		$V_{CC}$ = 2.7 V to 3.6 V	2			
		$V_{CC}$ = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-12		
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
	IL       Low-level input voltage         Input voltage         O       Output voltage         High-level output current         DL       Low-level output current         t/ $\Delta v$ Input transition rise or fall rate	V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		12		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V	12		mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	· · · ·		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETE	R TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT		
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
	I <sub>OH</sub> = -4 mA	1.65 V	1.2				
	I <sub>OH</sub> = -6 mA	2.3 V	2				
V <sub>OH</sub>		2.3 V	1.7		V		
_	I <sub>OH</sub> = -12 mA	2.7 V	2.2				
		3 V	2.4				
	I <sub>OH</sub> = -24 mA	3 V	2				
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2			
	I <sub>OL</sub> = 4 mA	1.65 V		0.45	).45		
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	2.3 V		0.4	V		
	1. 12 m/	2.3 V	0.7		v		
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4			
	I <sub>OL</sub> = 24 mA	3 V		0.55			
I <sub>I</sub>	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA		
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA		
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA		
ΔI <sub>CC</sub>	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA		
C Control in	buts	2.2.1/		3.5	~ <b>Г</b>		
C <sub>i</sub> Data inpu	$\frac{V_{\rm CC}}{S}$ V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5	pF		
C <sub>o</sub> Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7	pF		

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	,			(1)		150		150		150	MHz
	LE high		(1)		3.3		3.3		3.3			
۱ <sub>W</sub>	t <sub>w</sub> Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns
		Data before CLK↑		(1)		2.2		2.1		1.7		
t <sub>su</sub>	Setup time	Data before LE↓	CLK high	(1)		1.9		1.6		1.5		ns
			CLK low	(1)		1.3		1.1		1		
t <sub>h</sub> Hold time	Data after CLK↑	*	(1)		0.6		0.6		0.7			
	Data after LE↓	CLK high or low	(1)		1.4		1.7		1.4		ns	

(1) This information was not available at the time of publication.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V <sub>CC</sub> = <sup>2</sup>	1.8 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V V	UNIT
	(INPOT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
	А			(1)	1	4.2		4.2	1	3.6	
t <sub>pd</sub>	LE	Y		(1)	1.3	5		4.9	1.3	4.2	ns
	CLK			(1)	1.4	5.5		5.2	1.4	4.5	
t <sub>en</sub>	OE	Y		(1)	1.4	5.5		5.6	1.1	4.6	ns
t <sub>dis</sub>	ŌĒ	Y		(1)	1	4.5		4.3	1.3	3.9	ns

(1) This information was not available at the time of publication.

### SWITCHING CHARACTERISTICS

from 0°C to 85°C,  $C_L = 0 \text{ pF}$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3 ± 0.15	UNIT	
		(001-01)	MIN	MAX	
• (1)	A	Y	0.9	2	~~
t <sub>pd</sub> <sup>(1)</sup>	CLK	Ť	1.5	2.9	ns

(1) Texas Instruments SPICE simulation data

#### SWITCHING CHARACTERISTICS

from 0°C to 65°C,  $C_L = 50 \text{ pF}$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3 ± 0.15	UNIT	
	(INFOT)	(001F01)	MIN	MAX	
	A	× ×	1	4	~~
t <sub>pd</sub>	CLK	T T	1.7	4.5	ns

### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	C <sub>1</sub> = 0, f = 10 MHz	(1)	26	31	۶F	
C <sub>pd</sub>		Outputs disabled	$C_L = 0, i = 10 MHZ$	(1)	12	14	μr	


(1) This information was not available at the time of publication.

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004

#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Ω</sub> = 50 Ω.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.





TEXAS INSTRUMENTS www.ti.com

SCES125J-FEBRUARY 1998-REVISED NOVEMBER 2004



**TYPICAL CHARACTERISTICS** 









10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVC16835DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC16835	Samples
SN74ALVC16835DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC16835	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC16835DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC16835DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



## DGG0056A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DGG0056A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated