











TLIN1021-Q1

ZHCSJY5A - JUNE 2019-REVISED DECEMBER 2019

具有抑制和唤醒功能的 TLIN1021-Q1 故障保护 LIN 收发器

1 特性

- 符合面向汽车标准
- 符合 LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2A 和 ISO 17987-4 电气物理层 (EPL) 规格标准
- 符合面向车辆应用的 SAE J2602-1 LIN 网络 标准 和面向车辆应用的 SAE J2602-2 LIN 网络 标准 符 合性测试
- 支持 12V 应用
- 宽工作输入电压范围:
 - V_{SUP} 范围为 4.5V 至 36V
- LIN 传输数据速率高达 20kbps
- LIN 接收数据速率高达 100kbps
- 工作模式:
 - 正常模式
 - 低功耗待机模式
 - 低功耗睡眠模式
- 通过源识别提供低功耗模式唤醒支持:
 - 通过 LIN 总线实现远程唤醒
 - 通过 WAKE 引脚实现本地唤醒
 - 通过 EN 引脚实现本地唤醒
- 可耐受 5V 的输入电平支持
- 集成 45kΩ LIN 上拉电阻器
- 使用 INH 引脚控制系统级功耗
- 在 LIN 总线和 RXD 输出上实现上电/断电无干扰运行
- 保护 功能: ±45V LIN 总线容错、42V 负载突降支持、IEC ESD 保护、V_{SUP} 输入端上的欠压保护、TXD 显性状态超时、热关断、系统级未供电节点或接地断开失效防护
- 结温范围为 -40℃ 至 150℃
- 采用 SOIC (8) 和 VSON (8) 封装,提高了自动光 学检测 (AOI) 能力

2 应用

- 车身电子装置和照明
- 信息娱乐系统和仪表组
- 混合动力电动汽车和动力总成系统
- 被动安全
- 电器

3 说明

TLIN1021-Q1 是一款本地互联网络 (LIN) 物理层收发器。LIN 是支持汽车车载网络的低速通用异步接收器发送器 (UART) 通信协议。

TLIN1021-Q1 发送器支持高达 20kbps 的数据速率,接收器支持高达 100kbps 的数据速率,以实现更快的下线编程。TLIN1021-Q1 通过 TXD 引脚控制 LIN 总线的状态,并通过其开漏 RXD 输出引脚报告总线的状态。该器件具有限流波形驱动器,用于降低电磁辐射(EME)。

TLIN1021-Q1 通过宽工作输入电压范围来支持 12V 应用,此外还支持低功耗睡眠模式。该器件支持通过从LIN、WAKE 引脚或 EN 引脚唤醒的功能从低功耗模式唤醒。该器件可以通过 TLIN1021-Q1 INH 输出引脚选择性地启用节点上可能存在的各种电源,从而在整个系统级别减少电池电流消耗。


TLIN1021-Q1 集成了一个用于 LIN 从器件 应用、ESD 保护和故障保护的电阻器,从而可以减少应用中外部组件的 数量。一旦发生接地漂移或电源电压断开,该器件可防止反馈电流经 LIN 流向电源输入。

器件信息⁽¹⁾

BA 11 15 . O.							
器件型号	器件型号 封装 封装尺寸(标						
TI IN11021 O1	SOIC (D)	4.90mm x 3.91mm					
TLIN1021-Q1	VSON (DRB)	3.00mm x 3.00mm					

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化的主节点原理图





14 机械、封装和可订购信息.......33

		目录			
1 2 3 4 5 6 7	特性	1 1 1 2 3 4 5 5 6 6	11 12	9.1 Overview	22 26 30 30 31 32 32 32
	7.5 Power Supply Characteristics7.6 Electrical Characteristics7.7 AC Switching Characteristics	7	10	13.1 支持资源	33

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

7.8 Typical Characteristics 10

Parameter Measurement Information 11

Detailed Description 21

Cł	nanges from Original (June 2018) to Revision A	age
•	将器件状态从预告信息 更改为生产数据	1





5 说明 (续)

TLIN1021-Q1 还包含欠压保护、过热关断保护和接地失效保护功能。一旦发生故障情况,此发送器便会立即关闭并 在故障情况被解决之前一直保持关闭状态。



6 Pin Configuration and Functions





Pin Functions

PIN		TYPE	DESCRIPTION			
NAME	NO.	ITPE	DESCRIPTION			
RXD	1	Digital	LIN receive data output, open-drain			
EN	2	Digital	Sleep mode control input, integrated pull-down			
WAKE	3	3 High Voltage Local wake-up input, high voltage				
TXD	4	Digital	LIN transmit data input, integrated pulled down - active low after a local wake-up event			
GND	5	GND	Ground connection			
LIN	6	Bus IO	LIN bus input/output line			
V _{SUP}	7	Supply	High-voltage supply from the battery			
INH	8	High Voltage	Inhibit output to control system voltage regulators and supplies, high voltage			
Thermal Pad	_		Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief			



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO 17987)	-0.3	45	V
V _{LIN}	LIN Bus input voltage (ISO 17987)	-45	45	V
V _{WAKE}	WAKE pin input voltage	-0.3	45	V
V _{INH}	INH pin output voltage	-0.3	45 and V _O ≤ V _{SUP} +0.3	V
V _{LOGIC_INPUT}	Logic input voltage	-0.3	6	V
V _{LOGIC_OUTPUT}	Logic output voltage	-0.3	6	V
Io	Digital pin output current		8	mA
I _{O(INH)}	Inhibit output current		4	mA
I _{O(WAKE)}	WAKE output current due to ground shift ($V_{WAKE} \le V_{GND}$) – 0.3 V thus current out of the WAKE pin must be limited		3	mA
T _J	Junction Temp	– 55	165	°C
T _{stg}	Storage temperature	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM) classification level to ground	I 3B: V _{SUP} , INH, and WAKE with respect	±8000	
		Human body model (HBM) classification leve	el 3B: LIN with respect to ground	±10000	
		Human body model (HBM) classification leve	el 3A: all other pins, per AEC Q100-002 ⁽¹⁾	±4000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	±750	
V _{ESD}	Electrostatic discharge	LIN, V _{SUP} , WAKE terminal to GND ⁽²⁾	IEC 62228-3 per ISO 10605 Contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	
		LIN terminal to GND ⁽²⁾	IEC 62228-3 per ISO 10605 Indirect contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	
		LIN terminal to GND ⁽³⁾	SAE J2962-1 per ISO 10605 Contact discharge	±8000	
		LIN terminal to GND ⁽³⁾	SAE J2962-1 per ISO 10605 Air discharge	±25000	V
			IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 1	-100	
	Non-synchronous transient	LINLY WAKE terminal to CND(2)	IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 2	75	
V_{TRAN}	injection LIN, V _{SUP} , WAKE terminal to GND ⁽²⁾		IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 3a	-150	
			IEC 62228-3 per IEC 62215-3 12 V electrical systems Pulse 3b	150	
	Direct capacitor coupling	LIN terminal to GND ⁽³⁾	SAE J2962-1 per ISO 7637-3 DCC - Slow transient pulse	±85	

AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Results given here are specific to the IEC 62228-2 Integrated circuits – EMC evaluation of transceivers – Part 2: LIN transceivers. Testing performed by OEM approved independent 3rd party, EMC report available upon request. Results given here are specific to the SAE J2962-1 Communication Transceivers Qualification Requirements - LIN. Testing performed by OEM approved independent 3rd party, EMC report available upon request.



7.3 Thermal Information

		TLIN	1021-Q1	
THERMAL METRIC ⁽¹⁾		D (SOIC)	DRB (VSON)	UNIT
		PINS	PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.3	53.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.4	60	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.7	25.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.6	1.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	68.0	25.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	9.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Recommended Operating Conditions

parameters valid across -40°C \leq T_J \leq 150°C (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{SUP}	Supply Voltage	4.5	36	V
V_{LIN}	LIN Bus input voltage	0	36	V
V _{LOGIC}	Logic Pin Voltage	0	5.25	V
TJ	Operating virtual junction temperature range	-40	150	°C
T _{SDR}	Thermal shutdown rising	160		°C
T _{SDF}	Thermal shutdown falling		150	°C
T _{SD(HYS)}	Thermal shutdown hysteresis		10	°C

7.5 Power Supply Characteristics

parameters valid across $-40^{\circ}\text{C} \le T_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltag	ge and Current					
	Operational supply voltage ISO 17987 Param 10	Device is operational beyond the LIN defined nominal supply voltage range See 图 8 and 图 9	4.5		36	V
V_{SUP}	Nominal supply voltage	Normal and standby modes ⁽¹⁾ See 图 8 and 图 9	4.5		36	V
	180 17987 Param 10	Sleep mode	4.5		36	V
	Supply current Bus dominant Supply current Bus recessive Supply current Sleep mode	Normal mode $EN = V_{CC}, R_{LIN} \geq 500~\Omega,~C_{LIN} \leq 10~nF,~INH = WAKE = V_{SUP}$		1.2	6.5	mA
		Standby mode EN = 0 V, $R_{LIN} \ge 500 \ \Omega$, $C_{LIN} \le 10 \ nF$, INH = WAKE = V_{SUP}		1	1.7	mA
		Normal mode EN = V _{CC} , INH = WAKE = V _{SUP}		300	700	μA
I _{SUP}		Standby mode EN = 0 V, INH = WAKE = V _{SUP}		20	55	μA
		$4.5~V < V_{SUP} \le 14~V,~T_J = 125^{\circ}C$ EN = 0 V, LIN = WAKE = V_{SUP} , TXD and RXD floating		9	16	μΑ
		14 V < $V_{SUP} \le$ 36 V, $T_J = 125^{\circ}C$ EN = 0 V, LIN = WAKE = V_{SUP} , TXD and RXD floating			22	μΑ
UV _{SUPR}	Under voltage V _{SUP} threshold	Ramp up	·	4.15	4.45	V
UV _{SUPF}	Under voltage V _{SUP} threshold	Ramp down	3.5	4		V
U _{VHYS}	Delta hysteresis voltage for V _{SUP} unde	r voltage threshold	·	0.13		V

⁽¹⁾ Normal mode ramp V_{SUP} while LIN signal is a 10 kHz square wave with 50% duty cycle and 18 V swing.



7.6 Electrical Characteristics

parameters valid across -40°C < T. < 150°C (unless otherwise noted)

	valid across -40°C ≤ T _J ≤ 150°C (unless of parameter)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RXD Output T		TEST CONDITIONS	IVIII		WAX	ONIT
•	Low-level voltage	Based upon external pull-up to V _{CC} ⁽¹⁾			0.6	V
V _{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5		0.0	mA
I _{OL}		·			-	
I _{LKG}	Leakage current, high-level	$LIN = V_{SUP}, RXD = V_{CC}$	- 5		5	μA
TXD Input Ter						
V _{IL}	Low-level input voltage				8.0	V
V _{IH}	High-level input voltage		2			V
I _{LKG}	Low-level input leakage current	TXD = 0 V	-5		5	μA
I _{TXD(WAKE)}	Local wake-up source recognition TXD ⁽²⁾	Standby mode after a local wake-up event $V_{LIN} = V_{SUP}$, WAKE = 0 V or V_{SUP} , TXD = 1 V	1.3		8	mA
R _{TXD}	Internal pull-down resistor value		125	350	800	kΩ
EN Input Tern	ninal		*			
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{IH}	High-level input voltage		2		5.25	V
V _{HYS}	Hysteresis voltage	By design and characterization	30		500	mV
I _{IL}	Low-level input current	EN = 0 V	_5		5	μA
R _{EN}	Internal pull-down resistor		125	350	800	kΩ
	(Referenced to V _{SUP})		120	330	000	11.52
	LIN recessive high-level output voltage	$TXD = V_{CC}$, $I_O = 0$ mA, $V_{SUP} = 7$ V to 36 V	0.85			
V _{OH}			3			V _{SUP}
V _{OH}	LIN deminant law level output voltage	$TXD = V_{CC}, I_O = 0 \text{ mA}, 4.5 \text{ V} \le V_{SUP} \le 7 \text{ V}$	3		0.0	
V _{OL}	LIN dominant low-level output voltage	$TXD = 0 \text{ V}, V_{SUP} = 7 \text{ V to } 36 \text{ V}$			0.2	V _{SUP}
V _{OL}	LIN dominant low-level output voltage	$TXD = 0 \text{ V}, 4.5 \text{ V} \le V_{SUP} \le 7 \text{ V}$			1.2	V
V _{SUP_NON_OP}	V _{SUP} where impact of recessive LIN bus < 5% ISO 17987 Param 11	TXD & RXD open LIN = 4.5 V to 45 V	-0.3		42	V
I _{BUS(LIM)}	Limiting current ISO 17987 Param 12	$\begin{split} \text{TXD} &= 0 \text{ V, V}_{\text{LIN}} = 18 \text{ V, R}_{\text{MEAS}} = 440 \Omega,\\ \text{V}_{\text{SUP}} &= 18 \text{ V, V}_{\text{BUSdom}} < 4.518 \text{ V}\\ \text{See} &\boxed{8} \text{ 13} \end{split}$	40	90	200	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant ISO 17987 Param 13	Driver off/recessive, LIN = 0 V, V _{SUP} = 12 V See ₹ 14	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive ISO 17987 Param 14	Driver off/recessive, LIN \geq V _{SUP} , 4.5 V \leq V _{SUP} \leq 36 V See \blacksquare 15			20	μА
I _{BUS_PAS_rec2}	Receiver leakage current, recessive ISO 17987 Param 14	Driver off/recessive, LIN = V _{SUP} See ₹ 15	-5		5	μA
I _{BUS_NO_GND}	Leakage current, loss of ground ISO 17987 Param 15	GND = V _{SUP} = 18 V, 0 V ≤ V _{LIN} ≤ 18 V See 图 16	-1		1	mA
I _{BUS_NO_BAT}	Leakage current, loss of supply ISO 17987 Param 16	V _{SUP} = GND, 0 V ≤ V _{LIN} ≤ 18 V See			5	μA
V_{BUSdom}	Low-level input voltage ISO 17987 Param 17	LIN dominant (including LIN dominant for wake up) See 图 10 and 图 11			0.4	V_{SUP}
V _{BUSrec}	High-level input voltage ISO 17987 Param 18	Lin recessive See 图 10 and 图 11	0.6			V_{SUP}
V _{BUS_CNT}	Receiver center threshold ISO 17987 Param 19	V _{BUS_CNT} = (V _{BUSrec} + V _{BUSdom})/2 See 图 10 and 图 11	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage ISO 17987 Param 20	V _{HYS} = V _{BUSrec} - V _{BUSdom} See 图 10 and 图 11			0.175	V_{SUP}
V _{SERIAL_DIODE}	Serial diode LIN termination pull-up path	I _{SERIAL_DIODE} = 10 μA	0.4	0.7	1.0	V
R _{SLAVE}	Pull-up resistor to V _{SUP}	Normal and standby modes	20	45	60	kΩ
I _{RSLEEP}	Pull-up current source to V _{SUP} sleep mode	V _{SUP} = 14 V, LIN = GND	-20	-	-1.5	μΑ
C _{LIN}	Capacitance of the LIN pin				45	pF
INH Output Te	erminal	1				-

 ⁽¹⁾ RXD uses open drain output structure therefore V_{OL} level is based upon microcontroller supply voltage.
 (2) Open drain-drive



Electrical Characteristics (continued)

parameters valid across $-40^{\circ}\text{C} \le T_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔV_{H}	High level voltage drop INH with respect to V _{SUP}	I _{INH} = - 0.5 mA	·	0.5	1	٧
I _{LKG(INH)}	Leakage current sleep mode	INH = 0 V	-0.5		0.5	μΑ
WAKE Inpu	ıt Terminal		·			
V _{IH}	High-level input voltage	Standby and sleep mode	V _{SUP} – 1.8			V
V _{IL}	Low-level input voltage	Standby and sleep mode	_		V _{SUP} – 3.85	V
I _{IH}	High-level input leakage current	WAKE = V _{SUP} - 1 V	-25	-12.5		μΑ
I _{IL}	Ligh-level input leakage current	WAKE = 1 V		15	25	μΑ
t _{WAKE}	WAKE hold time	Wake up time from sleep mode	5		50	μs
Duty Cycle	Characteristics					
D1 _{12V}	Duty Cycle 1 ISO 17987 Param 27 ⁽³⁾	$\begin{split} &TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}, \\ &TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}, \\ &V_{SUP} = 7 \text{ V to 18 V, t}_{BIT} = 50 \text{ μs (20 kbps)}, \\ &D1 = t_{BUS_rec(min)}/(2 \text{ x t}_{BIT}) \\ &See ~ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	0.396			
D1 _{12V}	Duty Cycle 1	$\begin{split} &TH_{REC(MAX)} = 0.625 \times V_{SUP}, \\ &TH_{DOM(MAX)} = 0.581 \times V_{SUP}, \\ &V_{SUP} = 4.5 \ V \ to \ 7 \ V, t_{BIT} = 50 \ \mu s \ (20 \ kbps), \\ &D1 = t_{BUS_rec(min)}/(2 \times t_{BIT}) \\ &See \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0.396			
D2 _{12V}	Duty Cycle 2 ISO 17987 Param 28	$TH_{REC(MIN)}$ = 0.422 x V _{SUP} , $TH_{DOM(MIN)}$ = 0.284 x V _{SUP} , V_{SUP} = 4.5 V to 18 V, t _{BIT} = 50 μs (20 kbps), D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) See $≅$ 18 and $≅$ 19			0.581	
D3 _{12V}	Duty Cycle 3 ISO 17987 Param 29 ⁽⁴⁾	$\begin{split} &TH_{REC(MAX)} = 0.778 \text{ x V}_{SUP}, \\ &TH_{DOM(MAX)} = 0.616 \text{ x V}_{SUP}, \\ &V_{SUP} = 7 \text{ V to 18 V, t}_{BIT} = 96 \mu\text{s (10.4 kbps)}, \\ &D3 = t_{BUS_rec(min)}/(2 \text{ x t}_{BIT}) \\ &\text{See} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	0.417			
D3 _{12V}	Duty Cycle 3	$\begin{array}{l} TH_{REC(MAX)} = 0.645 \text{ x V}_{SUP}, TH_{DOM(MAX)} = \\ 0.616 \text{ x V}_{SUP}, V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 96 \\ \mu \text{s (10.4 kbps),} \\ D3 = t_{BUS_rec(min)}/(2 \text{ x t}_{BIT}) \\ \text{See} \ \ \boxed{2} \ \ 18 \ \text{and} \ \ \boxed{2} \ \ 19 \end{array}$	0.417			
D4 _{12V}	Duty Cycle 4 ISO 17987 Param 30	$\begin{split} & TH_{REC(MIN)} = 0.389 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.251 \text{ x V}_{SUP}, \\ & V_{SUP} = 7 \text{ V to 18 V, t}_{BIT} = 96 \mu\text{s (10.4 kbps)}, \\ & D4 = t_{BUS_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ & \text{See} \ \ \blacksquare \ 18 \text{ and } \ \ \blacksquare \ 19 \end{split}$			0.59	
D4 _{12V}	Duty Cycle 4	$\begin{split} & TH_{REC(MIN)} = 0.422 \text{ x V}_{SUP}, \\ & TH_{DOM(MIN)} = 0.284 \text{ x V}_{SUP}, \\ & V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 96 \mu\text{s (10.4 kbps)}, \\ & D4 = t_{BUS_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ & \text{See} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $			0.59	

7.7 AC Switching Characteristics

parameters valid across -40°C ≤ T_J ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Device Switching Characteristics									
t _{rx_pdr}	Receiver rising propagation delay time ISO 17987 Param 31	$R_{RXD} = 2.4 \text{ k}\Omega, C_{RXD} = 20 \text{ pF}$			6	μs			
t _{rx_pdf}	Receiver falling propagation delay time ISO 17987 Param 31	See 图 20 and 图 21			6	μs			

Duty cycle LIN driver bus load conditions (C_{LINBUS} , R_{LINBUS}): Load1 = 1 nF; 1 k Ω / Load2 = 6.8 nF; 660 Ω / Load3 = 10 nF; 500 Ω . Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN1029 meets these lower data rate requirements while it is also capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAE J2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAE J2602 specification.



AC Switching Characteristics (continued)


parameters valid across -40°C ≤ T_J ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{rs_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time ISO 17987 Param 32	Rising edge with respect to falling edge $ t_{r_{X_Sym}} = t_{r_{X_pdf}} - t_{r_{X_pdf}}, \\ R_{RXD} = 2.4 \ k\Omega, \ C_{RXD} = 20 \ pF \\ See \ \ 20 \ and \ \ 21 $	-2		2	μs
t _{LINBUS}	Minimum dominant time on LIN bus for wake-up	See 图 24, 图 26 and 图 27	25	65	150	μs
t _{CLEAR}	Time to clear false wake-up prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See 图 27	8	25	50	μs
t _{MODE_CHANGE}	Mode change delay time	Time to change from normal mode to sleep mode through EN pin See 图 22	2		15	μs
t _{NOMINT}	Normal mode initialization time ⁽¹⁾	Time for normal mode to initialize and data on RXD pin to be valid, includes t _{MODE_CHANGE} for standby to normal mode. See ₹ 22			45	μs
t _{PWR}	Power-up time	Time it takes for valid data on RXD upon power-up			1.5	ms
t _{TXD_DTO}	Dominant state time out		20	50	80	ms

⁽¹⁾ The transition time from sleep mode to normal mode includes both t_{MODE_CHANGE} and t_{NOMINT} .




7.8 Typical Characteristics






Typical Characteristics (接下页)




8 Parameter Measurement Information



Copyright © 2019, Texas Instruments Incorporated

图 8. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10





Copyright © 2019, Texas Instruments Incorporated

图 9. RX Response: Operating Voltage Range






图 10. LIN Bus Input Signal



Copyright © 2019, Texas Instruments Incorporated

图 11. LIN Receiver Test with RX access Param 17, 18, 19, 20





Copyright © 2019, Texas Instruments Incorporated

图 12. V_{SUP_NON_OP} Param 11






图 13. Test Circuit for I_{BUS_LIM} at Dominant State (Driver on) Param 12





Copyright © 2019, Texas Instruments Incorporated


图 14. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State V_{BUS} = 0 V, Param 13



Copyright © 2019, Texas Instruments Incorporated


图 15. Test Circuit for I_{BUS_PAS_rec} Param 14





Copyright © 2019, Texas Instruments Incorporated


图 16. Test Circuit for I_{BUS NO GND} Loss of GND



Copyright © 2019, Texas Instruments Incorporated

图 17. Test Circuit for $I_{BUS_NO_BAT}$ Loss of Battery





Copyright © 2019, Texas Instruments Incorporated

图 18. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30







图 19. Definition of Bus Timing Parameters





Copyright © 2019, Texas Instruments Incorporated

图 20. Propagation Delay Test Circuit; Param 31, 32






图 21. Propagation Delay





Copyright © 2019, Texas Instruments Incorporated


图 22. Mode Transitions



Copyright © 2019, Texas Instruments Incorporated

图 23. Wake-up Through EN





Copyright © 2019, Texas Instruments Incorporated

图 24. Wake-up through LIN



9 Detailed Description

9.1 Overview

The TLIN1021-Q1 is a local interconnect network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, SAE J2602-1, SAE J2602-2, ISO 17987–4, and ISO 17987–7 standards. LIN is a low-speed universal asynchronous receiver transmitter (UART) communication protocol focused on automotive in-vehicle networking.

The TLIN1021-Q1 transmitter supports data rates from 2.4 kbps to 20 kbps and the receiver supports data rates up to 100 kbps for end-of-line programming. The TLIN1021-Q1 controls the state of the LIN bus via the TXD pin and reports the state of the bus via its open-drain RXD output pin. The LIN protocol data stream on the TXD input is converted by the TLIN1021-Q1 into a LIN bus signal using an optimized electromagnetic emissions current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microcontroller through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the transceivers internal pull-up resistor (45 k Ω) and a series diode. No external pull-up components are required for slave applications. Master applications require an external pull-up resistor (1 k Ω) plus a series diode per the LIN specification.


The TLIN1021-Q1 is designed to support 12 V applications with a wide input voltage operating range and also supports low-power sleep mode. The device supports wake-up from low-power mode via wake over LIN, the WAKE pin, or the EN pin. The device allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a node through the TLIN1021-Q1 INH output pin.

The TLIN1021-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection.

The TLIN1021-Q1 also include undervoltage detection, temperature shutdown protection, and loss-of-ground protection. In the event of a fault condition, the transmitter is immediately switched off and remains off until the fault condition is removed.



9.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 LIN

This high voltage input/output pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 45 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}) .

9.3.1.1 LIN Transmitter Characteristics

The LIN transmitter has thresholds and AC switching parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for LIN slave applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for in a master application per the LIN specification.

9.3.1.2 LIN Receiver Characteristics

The receiver's characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates, > 100 kbps, than supported by LIN or SAEJ2602 specifications. This allows the TLIN1021-Q1 to be used for high-speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.



Feature Description (接下页)

9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for master node applications as per the LIN specification.

图 25 shows a Master Node configuration and how the voltage levels are defined




图 25. Master Node Configuration with Voltage Levels

9.3.2 TXD

TXD is the interface to the MCU's LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground) and when TXD is high the LIN output is recessive (near V_{SUP}), see $\boxtimes 25$.

The TXD input structure is compatible with 3.3 V and 5 V microcontroller's and integrates a weak pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer. When a change of state on the WAKE pin initiates a local wake-up event the TXD pin is pulled hard to ground indicating a local wake-up event. The hard pull to ground is released upon the rising edge on the EN pin. If an external pull-up resistor is added to the TXD pin to the microcontollers IO voltage then TXD is pulled high to indicate a remote wake-up event.

9.3.3 RXD

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{SUP}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V microcontroller's. If the microcontrollers RXD pin does not have an integrated pull-up, an external pull-up resistor to the microcontrolers IO supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake-up request.

9.3.4 V_{SUP}

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode, see **25**. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).



Feature Description (接下页)

9.3.5 GND

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake-up. EN has an internal pull-down resistor to ensure the device remains in low power mode even if EN floats.

9.3.7 WAKE

The WAKE pin is a high-voltage reverse-blocked input used for the local wake-up (LWU) function. This function is explained further in Local Wake-Up (LWU) via WAKE Input Terminal section. The pin is defaulted to bidirectional edge trigger, meaning it recognizes a local wake-up (LWU) on a rising or falling edge of WAKE pin transition.

9.3.8 INH

The TLIN1021-Q1 inhibit, INH, output pin can be used to control the enable of system power-management devices allowing for a significant reduction in battery quiescent current consumption while the application is in sleep mode. The INH pin has two states: driven high and high impedance. When the INH pin is driven high the terminal shows V_{SUP} minus a diode voltage drop. In the high impedance state the output is left floating. The INH pin is high in the normal and standby modes and is low when in sleep mode. A 100 k Ω load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

The INH terminal should be considered a high-voltage logic terminal and not a power output. Thus should be used to drive the EN terminal of the systems power-management device and not used as a switch for the power-management supply itself. This terminal is not reverse battery protected and thus should not be connected outside the system module.

9.3.9 Local Faults

The TLIN1021-Q1 has several protection features that are described as follows.

9.3.10 TXD Dominant Time-Out (DTO)

While the LIN driver is in active mode a TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time-out period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time-out constant of the circuit, t_{TXD_DTO} , expires the LIN driver is disabled releasing the bus line to the recessive level. This keeps the bus free for communication between other nodes on the network. The LIN driver is reactivated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant time-out. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, and the LIN receiver and RXD terminal remain active reflecting the LIN bus data.


The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. If EN pin is high at power-up the TLIN1021-Q1 enters normal mode. With the internal TXD connected low, the DTO timer starts. To avoid a t_{TXD_DTO} fault, a recessive signal should be put onto the TXD pin before the t_{TXD_DTO} timer expires, or the device should be into sleep mode by connecting EN pin low.



Feature Description (接下页)

9.3.11 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The TLIN1021-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus clears the bus stuck dominant fault, preventing excessive current use, see § 26 and § 27.



Copyright © 2019, Texas Instruments Incorporated

图 26. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake-up




图 27. Bus Fault: Entering Sleep Mode With Bus Stuck Dominant Fault, Clearing, and Wake-up

9.3.12 Thermal Shutdown

The TLIN1021-Q1 transmitter is protected by limiting the current. If the junction temperature, T_J , of the device exceeds the thermal shutdown threshold, $T_J > T_{SDR}$, the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

9.3.13 Under Voltage on V_{SUP}

The TLIN1021-Q1 contains a power on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

9.3.14 Unpowered Device

In automotive applications some LIN nodes in a system can be unpowered, ignition supplied, while others in the network remains powered by the battery. The TLIN1021-Q1 has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.




9.4 Device Functional Modes

The TLIN1021-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections describe these modes and how the device transitions between the different modes. 图 28 graphically shows the relationship while 表 1 shows the state of pins.

表 1. Operating Modes

MODE	EN	TXD	RXD	INH	LIN BUS TERMINATIO N	TRANSMITT ER	COMMENT
Sleep	Low	Weak pull-down	Floating	Floating	Weak current pull-up	Off	
Standby	Low	weak pull-down if LIN bus wake- up; Strong pull-down if a local wake-up event (WAKE pin)	Low	High	45 kΩ	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	High: recessive state Low: dominant state	LIN Bus Data	High	45 kΩ	On	LIN transmission up to 20 kbps



Copyright © 2019, Texas Instruments Incorporated

图 28. Operating State Diagram

9.4.1 Normal Mode

The EN pin controls the mode of the device. If the EN pin is high at power-up the device powers-up in normal mode, if the EN is low at power-up the device powers-up in standby mode. In normal mode the receiver and transmitter fully operational. The LIN transmitter transmits data from the LIN controller to the LIN bus up to the LIN specified maximum data rate of 20 kbps. The LIN receiver detects the data stream on the LIN bus up to data rates of 100 kbps and outputs the data on RXD output for the LIN controller. Upon an EN pin transition from from low to high the TLIN1021-Q1 transitions from sleep mode to normal mode in t \geq t_{NOMINT}.



9.4.2 Sleep Mode

Sleep mode is the lowest power mode of the TLIN1021-Q1 and is only entered from normal mode when the EN pin transitions from high to low for $t > t_{MODE_CHANGE}$. In sleep mode the LIN driver and receiver are switched off, the LIN bus is weakly pulled up, an the transceiver cannot send or receive data. The INH pin is switched to a floating output in sleep mode causing any system power elements controlled by the INH pin to be switched off thus reducing the system power consumption. While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off to minimize power loss if LIN is short circuited to ground.
- A weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input, WAKE pin and LIN wake-up receiver are active.

The TLIN1021-Q1 supports three methods for wake-up from sleep mode:

- Wake-up over the LIN bus via the LIN wake-up receiver.
- · Local wake-up via the WAKE pin.
- Local wake-up via the EN pin. The EN pin must be set high for t > t_{NOMINT} in order for the device to wake-up.

9.4.3 Standby Mode

Standby mode is entered whenever a wake-up event occurs through LIN bus or the WAKE pin while the device is in sleep mode. In standby mode the LIN bus slave termination circuit, 45 k Ω , is on. When a wake-up event occurs and the TLIN1021-Q1 enters standby mode the RXD pin is driven low signaling the wake-up event to the LIN controller.

The TLIN1021-Q1 exits standby mode and transitions to normal mode when the EN pin is set high for longer than $t_{\text{MODE_CHANGE}}$ where the normal LIN transmitter and receiver are fully operational and bi-directional commincation is possible.

9.4.4 Wake-Up Events

There are three ways to wake-up the TLIN1021-Q1 from sleep mode:

- Remote wake-up initiated by the falling edge of a recessive-to-dominant state transition on the LIN bus where
 the dominant state is be held than t_{LINBUS} filter time. After the t_{LINBUS} filter time has been met a rising edge on
 the LIN bus going from dominant-to-recessive initiates a remote wake-up event. The pattern and t_{LINBUS} filter
 time used for the LIN wake-up prevents noise and bus stuck dominant faults from causing false wake
 requests.
- A local wake-up event due to the EN pin being set high for t > t_{MODE_CHANGE}.
- A local wake-up event due to a change in voltage level on the WAKE pin for t > t_{WAKE}

9.4.4.1 Local Wake-Up (LWU) via WAKE Input Terminal

The WAKE terminal is a bi-directional high-voltage reverse battery protected input which can be used for local wake-up (LWU) requests via a voltage transition. A LWU event is triggered on either a low-to-high or high-to-low transition since it has bi-directional input thresholds. The WAKE pin could be used with a switch to V_{SUP} or to ground. If the terminal is unused it should be pulled to V_{SUP} or ground to avoid unwanted parasitic wake-up events. When a LWU event takes place the TXD pin is pulled hard to GND letting the LIN controller know that the wake-up event was due to the WAKE pin and not a wake over LIN event.

The LWU circuitry is active in standby mode and sleep mode. If a valid LWU event occurs in standby mode the device remains in standby mode and drive the RXD output low. If a valid LWU event occurs in sleep mode the device transitions to standby mode and drive the RXD output low. The LWU circuitry is not active in normal mode. To minimize system level current consumption, the internal bias voltages of the terminal follows the state on the terminal with a delay of $t_{\text{WAKE}(MIN)}$. A constant high level on WAKE has an internal pull-up to V_{SUP} , and a constant low level on WAKE has an internal pull-down to GND.







图 29. Local Wake-Up - Rising Edge



Copyright © 2019, Texas Instruments Incorporated

图 30. Local Wake-Up - Falling Edge



9.4.4.2 Wake-Up Request (RXD)

When the TLIN1021-Q1 encounters a wake-up event from the WAKE pin or the LIN bus the RXD output is driven low until EN is asserted high and the device enters normal mode. Once the device enters normal mode the wake-up event is cleared and the RXD output is released. The RXD output is fully operation and reflects the receiver output from the LIN bus.



10 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TLIN1021-Q1 can be used in both a slave application and a master application in a LIN network.

10.2 Typical Application

The device integrates a 45 k Ω pull-up resistor and series diode for slave applications. For master applications an external 1 k Ω pull-up resistor with series blocking diode can be used. shows the device being used in both master and slave applications.



Copyright © 2019, Texas Instruments Incorporated

图 31. Typical LIN Bus



Typical Application (接下页)

10.2.1 Design Requirements

The RXD output structure is an open-drain output stage which allows the TLIN1021-Q1 to be used with 3.3-V and 5-V controllers. If the RXD pin of the controller does not have an integrated pull-up, an external pull-up resistor to the controllers IO voltage is required. The external pull-up resistor value should be between 1 k Ω to 10 k Ω . The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.


10.2.2 Detailed Design Procedures

10.2.2.1 Normal Mode Application Note

10.2.2.2 TXD Dominant State Time-Out Application Note

The maximum dominant TXD time allowed by the TXD dominant state time-out limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different maximum consecutive dominant bits for each application case thus different minimum data rates.

10.2.3 Application Curves



11 Power Supply Recommendations

The TLIN1021-Q1 was designed to operate directly from a car battery, or any other DC supply ranging from 4.5 V to 36 V. The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.



12 Layout

In order for your PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

12.1 Layout Guidelines

- **Pin 1(RXD):** The RXD pin is an open-drain output and requires and external pull-up resistor in the range of 1 kΩ and 10 kΩ to function properly. If the controller paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the supply voltage for the controller.
- Pin 2 (EN): EN is an input pin that is used to place the device in low-power sleep mode. If this feature is not used the pin should be connected to the supply voltage for the controller through a series resistor using a pull-up value between 1 kΩ and 10 kΩ. Additionally, a series resistor may be placed on the pin to limit current on the digital lines in the case of an over voltage fault.
- Pin 3 (WAKE): SW1 is oriented in a low-side configuration which is used to implement a local WAKE event.
 The series resistor R5 is needed for protection against over current conditions as it limits the current into the WAKE pin when the ECU has lost its ground connection. The pull-up resistor R4 is required to provide sufficient current during stimulation of a WAKE event. In this layout example R4 is set to 3 kΩ and R5 is set to 33 kΩ.
- **Pin 4 (TXD):** The TXD pin is the transmit input signal to the device from the controller. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to help filter noise.
- Pin 5 (GND): This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- Pin 6 (LIN): The LIN pin connects to the TLIN1021-Q1 to the LIN bus. For slave applications a 220 pF capacitor to ground is implemented. For maser applications an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin, see 图 31.
- Pin 7 (V_{SUP}): This is the supply pin for the device. A 100-nF capacitor should be placed close to the V_{SUP} supply pin for local power supply decoupling.
- Pin 8 (INH):The INH pin is used for system power-management. A 100 kΩ load can be added to the INH
 output to ensure a fast transition time from the driven high state to the low state and to also force the pin low
 when left floating.

注

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

12.2 Layout Example




图 34. Layout Example



13 器件和文档支持

13.1 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.2 商标

E2E is a trademark of Texas Instruments.

13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查看左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLIN1021DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL021	Samples
TLIN1021DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL021	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN1021DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q1
TLIN1021DRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 18-Nov-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN1021DRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TLIN1021DRQ1	SOIC	D	8	2500	853.0	449.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司