
SCLS573 - MARCH 2004

- Injection Current Cross-Coupling <1mV/mA (see Figure 1)</p>
- Low Crosstalk Between Switches
- Pin Compatible with SN74HC4052, SN74LV4052A, and CD4052B
- 2-V to 6-V V_{CC} Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

This dual 4-to-1 CMOS analog multiplexer/demultiplexer is pin compatible with the 4052 function and also features injection-current effect control. This feature has excellent value in automotive applications where voltages in excess of normal supply voltages are common.

The injection-current effect control allows signals at disabled analog input channels to exceed the supply voltage without affecting the signal of the enabled analog channel. This eliminates the need for external diode/resistor networks typically used to keep the analog channel signals within the supply voltage range.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube	SN74HC4852N	SN74HC4852N		
	2010 5	Tube SN74HC4852D		1104050		
–40°C to 125°C	SOIC - D	Tape and reel	SN74HC4852DR			
-40°C to 125°C	T000D DW	Tube SN74HC4852PV		1104050		
	TSSOP – PW	Tape and reel	SN74HC4852PWR	HC4852		
	TVSOP - DGV	Tape and reel	SN74HC4852DGVR	HC4852		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS	i	ON
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Χ	Χ	None




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS573 - MARCH 2004

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7.0 V
Input voltage range, V _I (see Note 1)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Switch I/O voltage range, V _{IO} (see Notes 1 and	d 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
I/O diode current, I _{IOK} (V _{IO} < 0 or V _{IO} > V _{CC})		±20 mA
Switch through current, $I_S(V_{IO} = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3):	: D package	73°C/W
	DGV package	120°C/W
	N package	67°C/W
	PW package	108°C/W
Storage temperature range, T _{stq}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	6	V
		V _{CC} = 2 V	1.5		
		V _{CC} = 3 V	2.1		
VIH	High-level input voltage, control inputs	V _{CC} = 3.3 V	2.3		V
	Control inputs	V _{CC} = 4.5 V	3.15		
		VCC = 6 V	4.2		
		V _{CC} = 2 V		0.5	
		V _{CC} = 3 V		0.9	
۷ _{IL}	Low-level input voltage, control inputs	V _{CC} = 3.3 V		1	V
	Control inputs	V _{CC} = 4.5 V		1.35	
		VCC = 6 V		1.8	
٧ı	Control input voltage		0	VCC	V
VIO	Input/output voltage		0	VCC	V
		V _{CC} = 2 V		1000	
		V _{CC} = 3 V		800	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3.3 V		700	ns
		V _{CC} = 4.5 V		500	
		V _{CC} = 6 V		400	
TA	Operating free-air temperature		-40	125	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS573 - MARCH 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			.,	T,	λ = 25°C	;	-40 TO	85°C	-40 TO	125°C	
	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2.V		500	650		670		700	
		Is ≤ 2 mA	3 V		215	280		320		360	
ron	On-state switch resistance	$V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	3.3 V		210	270		305		345	Ω
	ownorr recipitation	(see Figure 5)	4.5 V		160	210		240		270	
			6 V		150	195		220		250	
			2.V		4	18		22		24	
	Difference in	ls≤2 mA	3 V		2	12		14		16	
Δr_{on}	on-state resistance	$V_I = V_{CC}/2$	3.3 V		2	12		14		16	Ω
	between switches	V _{INH} = V _{IL}	4.5 V		2	8		12		16	
			6 V		3	9		13		18	
II	Control input current	$V_I = V_{CC}$ or GND	6 V			±0.1		±0.1		±1	μΑ
	Off-state switch leakage current (any one channel)	VI = VCC or GND VINH = VIH (see Figure 6)				±0.1		±0.5		±1	
IS(off)	Off-state switch leakage current (common channel)	V _I = V _{CC} or GND V _I NH = V _I H (see Figure 7)	6 V			±0.2		±2		±4	μΑ
IS(on)	On-state switch leakage current	V _I = V _{CC} or GND, V _{INH} = V _{IL} (see Figure 8)	6 V			±0.1		±0.5		±1	μА
ICC	Supply current	$V_I = V_{CC}$ or GND	6 V			2		5		10	μΑ
C _{IC}	Control input capacitance	A, B, INH			3.5	10		10		10	pF
C _{IS}	Common terminal capacitance	Switch off			22	40		40		40	pF
COS	Switch terminal capacitance	Switch off			6.7	15		15		15	pF

injection-current coupling specifications, $T_A = -40^{\circ}C$ to 125°C (see Figure 1)

	PARAMETER	VCC	TEST CO	NDITIONS	TYP [†]	MAX	UNIT
		3.3 V	l _I ‡ ≤ 1 mA,		0.05	1	
		5 V		D 10010	0.1	1	
	3.3 V	1 + 4404	$R_S \le 3.9 \text{ k}\Omega$	0.345	5		
\ \/\.	VA . Maximum shift of output valence of analysis along along all	5 V	$I_I^{\ddagger} \le 10 \text{ mA},$		0.067	5	\/
V∆ _{out}	Maximum shift of output voltage of enabled analog channel	3.3 V	1 + < 4 4	B 10010	0.05	2	mV
		5 V	$I_{I}^{\ddagger} \le 1 \text{ mA},$		0.11	2	
		3.3 V	Lt < 40 m A	R _S ≤ 20 kΩ	0.05	20	
		5 V	$I_I^{\ddagger} \le 10 \text{ mA},$		0.024	20	

[†] Typical values are measured at $T_A = 25$ °C.



[‡] I_I = total current injected into all disabled channels.

SCLS573 - MARCH 2004

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2 \text{ V}$, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figures 9–14)

	A D A METER	FROM	то	T,	4 = 25°C	;	-40 TO	85°C	-40 TO	125°C	
"	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	14.5	19.5	33	12	34	11	35	ns
^t PLH ^t PHL	Propagation delay time	Channel Select	COM or Yn	19.6	24.5	38	15.4	40	13.8	42	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Yn	19.4	23.6	47.5	15.8	52.5	14.5	57.5	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Yn	39.5	48.4	100	39.3	105	39	115	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3 V, C_L = 50 pF (unless otherwise noted) (see Figures 9–14)

		FROM	то	T,	4 = 25°C	;	-40 TO	85°C	-40 TO	125°C	
F	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH ^t PHL	Propagation delay time	COM or Yn	Yn or COM	8.6	12	16.5	6.5	18	5.8	19.5	ns
^t PLH ^t PHL	Propagation delay time	Channel Select	COM or Yn	12.4	14.6	20	9.3	21.5	8.2	23	ns
tPZH tPZL	Enable delay time	INH	COM or Yn	12.1	13.8	45	9.2	50	8.5	55	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	35.2	44.5	90	35.5	100	35	110	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V, C_L = 50 pF (unless otherwise noted) (see Figures 9–14)

		FROM	то	T,	Δ = 25°C	;	-40 TO	85°C	-40 TO	125°C	
"	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	7.9	11	15	5.8	16.5	5	18.5	ns
tPLH tPHL	Propagation delay time	Channel Select	COM or Yn	11.4	13.5	17.5	8.5	19	7.5	22	ns
^t PZH ^t PZL	Enable delay time	INH	COM or Yn	11.2	12.7	42.5	8.4	47.5	7.4	52.5	ns
^t PHZ ^t PLZ	Disable delay time	INH	COM or Yn	34.6	43.9	85	34.6	95	34.5	105	ns

SCLS573 - MARCH 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 4.5 V, C_L = 50 pF (unless otherwise noted) (see Figures 9–14)

	ADAMETED	FROM	то	T,	ղ = 25°C	;	-40 TO	85°C	-40 TO	125°C	
_ P	ARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	6.3	8.6	11.6	4.6	12.5	4.5	13.5	ns
t _{PLH}	Propagation delay time	Channel Select	COM or Yn	9.3	11	14	6.5	15	5.6	17	ns
tPZH tPZL	Enable delay time	INH	COM or Yn	8	9.9	40	5.3	45	4.4	50	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	28.5	41.4	80	28.2	90	28	100	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, C_L = 50 pF (unless otherwise noted) (see Figures 9–14)

		FROM	то	T,	ղ = 25°C	;	-40 TO	85°C	-40 TO	125°C	
"	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	5.5	8	10.2	4.1	11	3.6	12	ns
t _{PLH}	Propagation delay time	Channel Select	COM or Yn	7.4	9.5	12.6	4.7	14.5	3.8	16.5	ns
tPZH tPZL	Enable delay time	INH	COM or Yn	6.8	8.4	39	4.8	40	3.8	40	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	14.4	38	78	13.5	80	13	80	ns

operating characteristics, $T_A = 25^{\circ}C$ (see Figure 15)

	PARAMETER	VCC	TEST CONDITIONS	TYP	UNIT
C .	Device discination consistence	3.3 V	Noteed	48	pF
Cpd	Power dissipation capacitance	5 V	No load	60	рF

SCLS573 - MARCH 2004

APPLICATION INFORMATION




Figure 1. Injection-Current Coupling Specification




Figure 2. Actual Technology Requires 32 Passive Components and One Extra 6-V Regulator to Suppress Injection Current Into a Standard HC4052 Multiplexer

SCLS573 - MARCH 2004

APPLICATION INFORMATION




Figure 3. Solution by Applying the HC4852 Multiplexer




Figure 4. Diagram of Bipolar Coupling Mechanism (Appears if V_{ln} Exceeds V_{CC} , Driving Injection Current Into the Substrate)



PARAMETER MEASUREMENT INFORMATION




Figure 5. On-State Resistance Test Circuit




Figure 6. Maximum Off-Channel Leakage Current, Any One Channel, Test Setup




Figure 7. Maximum Off-Channel Leakage Current, Common Channel, Test Setup

Figure 8. Maximum On-Channel Leakage Current, Channel to Channel, Test Setup



PARAMETER MEASUREMENT INFORMATION





Figure 9. Propagation Delays, Channel Select to Analog Out



† Includes all probe and jig capacitance

Figure 10. Propagation Delay, Channel Select to Analog Out, Test Setup





Figure 11. Propagation Delays, Analog In to Analog Out




[†] Includes all probe and jig capacitance

Figure 12. Propagation Delay, Analog In to Analog Out, Test Setup



SCLS573 - MARCH 2004

PARAMETER MEASUREMENT INFORMATION






Figure 13. Propagation Delays, Enable to Analog
Out

Figure 14. Propagation Delay, Enable to Analog Out, Test Setup




Figure 15. Power-Dissipation Capacitance, Test Setup





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material			Device Marking (4/5)	Samples
							(6)				
SN74HC4852D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852	Samples
SN74HC4852DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852	Samples
SN74HC4852DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852	Samples
SN74HC4852DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4852	Samples
SN74HC4852N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74HC4852N	Samples
SN74HC4852PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852	Samples
SN74HC4852PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4852	Samples
SN74HC4852PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4852	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC4852:

Automotive: SN74HC4852-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC4852DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74HC4852DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC4852PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 6-Nov-2020



*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITITICI								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74HC4852DGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0	
SN74HC4852DR	SOIC	D	16	2500	333.2	345.9	28.6	
SN74HC4852PWR	TSSOP	PW	16	2000	853.0	449.0	35.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated