SN74CBT16211C 24-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS116C – JANUARY 2003 – REVISED OCTOBER 2003

•	Member of the Texas Instruments Widebus™ Family	DGG, DC		R DL P/ VIEW)	ACKAGE
٠	Undershoot Protection for Off-Isolation on A and B Ports Up To –2 V	NC [1A1 [1 <u>0</u> 20E
٠	Bidirectional Data Flow, With Near-Zero Propagation Delay	1A2 [1A3 [3	54	181 182
٠	Low ON-State Resistance (r_{on}) Characteristics (r_{on} = 3 Ω Typical)	1A4 [1A5 [5	52	1B3 1B4
•	Low Input/Output Capacitance Minimizes Loading and Signal Distortion	1A6 [GND [8	49] 1B5] GND
•	(C _{io(OFF)} = 5.5 pF Typical) Data and Control Inputs Provide	1A7 L 1A8 [1A9 [10	47] 1B6] 1B7] 1B8
•	Undershoot Clamp Diodes Low Power Consumption (I _{CC} = 3 μA Max)	1A10 [1A11 [12	45	1B0 1B9 1B10
•	V _{CC} Operating Range From 4 V to 5.5 V	1A12 [2A1 [15	42	1B11 1B12
•	Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)	2A2 V _{CC}	17	40	2B1 2B2
•	Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs	2A3 [GND [2A4 [19	38	2B3 GND 2B4
•	I _{off} Supports Partial-Power-Down Mode Operation	2A4 L 2A5 [2A6 [21	36	2B5 2B5 2B6
•	Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II	2A0 [2A7 [2A8 [23	34	2B7 2B8
•	ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114 B. Classe II)	2A9 [2A10 [25	32	2B9 2B10
	(A114-B, Class II) – 1000-V Charged-Device Model (C101) Supports Both Digital and Apples	2A11 [2A12 [2B11 2B12
•	Supports Both Digital and Analog Applications: PCI Interface, Memory	NC – N	lo inte	rnal co	nnection

description/ordering information

Signal Gating

Interleaving, Bus Isolation, Low-Distortion

TA	PACKA	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	SSOP – DL	Tube	SN74CBT16211CDL	007400440								
	550P - DL	Tape and reel	SN74CBT16211CDLR	CBT16211C								
$-40^{\circ}C$ to $85^{\circ}C$		Tube SN74CBT16211CDGG		CBT16211C								
	TSSOP – DGG	Tape and reel	SN74CBT16211CDGGR	CBTI02TIC								
	TVSOP – DGV	Tape and reel	SN74CBT16211CDGVR	CY211C								

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74CBT16211C 24-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS116C - JANUARY 2003 - REVISED OCTOBER 2003

description/ordering information (continued)

The SN74CBT16211C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16211C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT16211C is organized as two 12-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 12-bit bus switch is OFF, and the high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(cuon iz bit bus switch)									
INPUT OE	INPUT/OUTPUT A	FUNCTION								
L	В	A port = B port								
Н	Z	Disconnect								

FUNCTION TABLE (each 12-bit bus switch)


logic diagram (positive logic)





SN74CBT16211C 24-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS116C – JANUARY 2003 – REVISED OCTOBER 2003

simplified schematic, each FET switch (SW)



[†] EN is the internal enable signal applied to the switch.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC} -0.5 V toControl input voltage range, V_{IN} (see Notes 1 and 2)-0.5 V toSwitch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, and 3)-0.5 V toControl input clamp current, I_{IK} ($V_{IN} < 0$)-50I/O port clamp current, $I_{I/OK}$ ($V_{I/O} < 0$)-50ON-state switch current, $I_{I/O}$ (see Note 4)±128Continuous current through V_{CC} or GND terminals±100Package thermal impedance, θ_{JA} (see Note 5): DGG package64°DGV package48°DL package56°Storage temperature range, T-65°C to 16	0 7 V 0 7 V 0 mA 0 mA 0 mA 0 mA 0 mA 0 mA 0 C/W 0 C/W
Storage temperature range, T _{stg} 65°C to 15	50°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
 - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 3. V_I and V_O are used to denote specific conditions for V_{I/O}.
 - 4. I and IO are used to denote specific conditions for I/O.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	0.8	V
VI/O	Data input/output voltage	0	5.5	V
ТĄ	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74CBT16211C 24-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS116C - JANUARY 2003 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIC	ONS	MIN TYP [†]	MAX	UNIT
VIK	Control inputs	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-1.8	V
VIKU	Data inputs	V _{CC} = 5 V,	0 mA > I _I \ge -50 mA, V _{IN} = V _{CC} or GND,	Switch OFF		-2	V
I _{IN}	Control inputs	V _{CC} = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$			±1	μΑ
I _{OZ} ‡		V _{CC} = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$,	Switch OFF, V _{IN} = V _{CC} or GND		±10	μA
loff		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	$V_{\parallel} = 0$		10	μΑ
ICC		V _{CC} = 5.5 V,	I _{I/O} = 0, V _{IN} = V _{CC} or GND,	Switch ON or OFF		3	μA
∆ICC§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND		2.5	mA
C _{in}	Control inputs	V _{IN} = 3 V or 0			4.5		pF
Cio(OFF	-)	V _{I/O} = 3 V or 0,	Switch OFF,	$V_{IN} = V_{CC}$ or GND	5.5		pF
Cio(ON)		V _{I/O} = 3 V or 0,	Switch ON,	$V_{IN} = V_{CC} \text{ or } GND$	14.5		pF
		$V_{CC} = 4 V,$ TYP at $V_{CC} = 4 V$	V ₁ = 2.4 V,	I _O = -15 mA	8	12	
ron¶				I _O = 64 mA	3	6	Ω
-		$V_{CC} = 4.5 V$	$V_{I} = 0$	I _O = 30 mA	3	6	
			V _I = 2.4 V,	I _O = -15 mA	5	10	

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

¶ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

Γ	PARAMETER	FROM (INPUT)	TO	V _{CC} =	= 4 V	= V _{CC} ± 0.	= 5 V 5 V	UNIT
		(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
	^t pd [#]	A or B	B or A		0.24		0.15	ns
	ten	OE	A or B		6.5	1.5	6	ns
	^t dis	OE	A or B		6.5	1.5	6	ns

[#] The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT16211C **24-BIT FET BUS SWITCH** 5-V BUS SWITCH WITH -2-V UNDERSHOOT PROTECTION

SCDS116C - JANUARY 2003 - REVISED OCTOBER 2003

undershoot characteristics (see Figures 1 and 2)

	TEST C	MIN	TYPŤ	MAX	UNIT	
νουτυ νοα		F, $V_{IN} = V_{CC}$ or GND	2	V _{OH} -0.3		V

[†] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.




Figure 1. Device Test Setup





Figure 2. Transient Input Voltage (V_I) and Output Voltage (V_{OUTU}) Waveforms (Switch OFF)




SN74CBT16211C 24-BIT FET BUS SWITCH 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS116C – JANUARY 2003 – REVISED OCTOBER 2003




PARAMETER MEASUREMENT INFORMATION

TEST	VCC	S1	RL	VI	CL	v_Δ
^t pd(s)	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	500 Ω 500 Ω	V _{CC} or GND V _{CC} or GND	50 pF 50 pF	
tPLZ/tPZL	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	7 V 7 V	500 Ω 500 Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
^t PHZ ^{/t} PZH	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	500 Ω 500 Ω	VCC VCC	50 pF 50 pF	0.3 V 0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tPZL and tPZH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74CBT16211CDGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211C	Samples
SN74CBT16211CDGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CY211C	Samples
SN74CBT16211CDL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211C	Samples
SN74CBT16211CDLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16211C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
SN74CBT16211CDGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1	
SN74CBT16211CDGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1	
SN74CBT16211CDLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1	

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Jan-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16211CDGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74CBT16211CDGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0
SN74CBT16211CDLR	SSOP	DL	56	1000	367.0	367.0	55.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated