













TMP102-Q1

ZHCSCZ8D -OCTOBER 2014-REVISED DECEMBER 2018

# TMP102-Q1 采用 SOT563 封装且具有SMBus 和两线制串行接口的低功耗数字温度传感器

# 1 特性

- 具有符合 AEC-Q100 标准的下列特性:
  - 温度等级 1: -40°C 至 125°C 的环境工作温度 范围
  - 人体放电模式 (HBM) 静电放电 (ESD) 分类等级2
  - 组件充电模式 (CDM) ESD 分类等级 C6
- SOT563 封装 (1.6mm x 1.6mm) 尺寸较 SOT23 减 小 68%
- 未经校准时的精度:
  - -25°C 至 85°C 范围内为 2°C (最大值)
  - -40°C 至 125°C 范围内为 3°C (最大值)
- 低静态电流:
  - 激活时 10μA (最大值)
  - 关断时 1μA (最大值)
- 电源范围: 1.4V 至 3.6V
- 分辨率: 12 位
- 数字输出: SMBus™、两线制和 I<sup>2</sup>C 接口兼容性
- 美国国家标准与技术研究所 (NIST) 可追溯

# 2 应用

- 汽车空调
- 信息娱乐处理器管理
- 空气流量传感器
- 电池控制单元
- 引擎控制单元
- UREA 传感器
- 抽水机

#### HID 灯

• 安全气囊控制单元

# 3 说明

TMP102-Q1 器件是一款数字温度传感器,在要求高精度的应用中是 NTC 和 PTC 热敏电阻的理想替代品。该器件在未经校准或无外部组件信号调节的情况下可提供的精度为 ±0.5°C。器件温度传感器为高度线性化产品,无需复杂计算或查表即可得知温度。片上 12 位 ADC 具备最低 0.0625°C 的分辨率。

1.6mm × 1.6mm SOT563 封装尺寸较 SOT23 封装减小 68%。TMP102-Q1 器件 特性 SMBus、两线制和  $I^2$ C 接口兼容性,最多允许四个器件位于同一总线上。此外,该器件还 特性 SMBus 报警功能。器件的额定工作电压范围是 1.4V 至 3.6V,整个工作范围内最大静态电流为  $10\mu$ A。

TMP102-Q1 器件适用于在各种通信、计算机、消费类产品、环境、工业和仪表 应用中进行扩展温度测量。。器件的额定工作温度范围为 -40°C 至 +125°C。


TMP102-Q1 生产单元已完全通过可追溯 NIST 的传感器测试,并且已借助可追溯 NIST 的设备使用 ISO/IEC 17025 标准认可的校准进行验证。

#### 器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TMP102-Q1	SOT563 (6)	1.60mm x 1.20mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化原理图



#### 方框图





_	$\Rightarrow$
_	ملب
_	w

1	特性		7.4 Device Functional Modes	15
2	应用1		7.5 Programming	16
3		8	Application and Implementation	
4	修订历史记录		8.1 Application Information	21
5	Pin Configuration and Functions4		8.2 Typical Application	21
6	Specifications	9	Power Supply Recommendations	23
U	6.1 Absolute Maximum Ratings	10	Layout	23
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Example	<u>23</u>
	6.4 Thermal Information	11	器件和文档支持	24
	6.5 Electrical Characteristics		11.1 文档支持	24
	6.6 Timing Requirements		11.2 接收文档更新通知	24
	6.7 Typical Characteristics		11.3 社区资源	24
7	Detailed Description 8		11.4 商标	
	7.1 Overview 8		11.5 静电放电警告	<mark>24</mark>
	7.2 Functional Block Diagram 8		11.6 术语表	
	7.3 Feature Description 8	12	机械、封装和可订购信息	24

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Cha	anges from Revision C (December 2015) to Revision D	Page
•	Changed the supply voltage maximum value from: 3.6 V to: 4 V	4
•	Updated junction-to-ambient thermal resistance from 200°C/W to 210.3°C/W	5
•	Updated junction-to-case (top) thermal resistance from 73.7°C/W to 105.0°C/W	5
•	Updated junction-to-board thermal resistance from 34.4°C/W to 87.5°C/W	5
	Updated junction-to-top characterization parameter from 3.1°C/W to 6.1°C/W	
•	Updated junction-to-board characterization parameter from 34.2°C/W to 87.0°C/W	5
<u>•</u>	添加了接收文档更新通知部分	24
Cha	anges from Revision B (March 2015) to Revision C	Page
•	添加了 TI 设计	1
•	已添加"美国国家标准与技术研究所 (NIST) 可追溯" 特性 项目中)	1
•	已在说明部分	1
•	添加了社区资源 部分	<u>2</u> 4

# Changes from Revision A (November 2014) to Revision BPage● 更新了电路原理图上的引脚编号1● Changed the Handling Ratings table to ESD Ratings and moved the storage temperature parameter to the Absolute Maximum Ratings table4● Changed typ, max values for the Accuracy (temperature error) parameter5● Changed the frequency from 2.85 to 3.4 MHz in the POWER SUPPLY section of the Electrical Characteristics table5● Changed the Temperature Error vs Temperature graph in the Typical Characteristics section7● Changed the Temperature Error at 25°C graph in the Typical Characteristics section7






# Changes from Original (October 2014) to Revision A

Page

• Changed the frequency from 2.8 to 2.85 MHz in the POWER SUPPLY section of the Electrical Characteristics table ...... 5



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	SCL	I	Serial clock. Open-drain output; requires a pullup resistor.	
2	GND	_	Ground	
3	ALERT	0	Overtemperature alert. Open-drain output; requires a pullup resistor.	
4	ADD0	I	Address select. Connect to GND or V+	
5	V+	I	Supply voltage, 1.4 V to 3.6 V	
6	SDA	I/O	Serial data. Open-drain output; requires a pullup resistor.	

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage		4	V
Voltage at SCL, SDA, ADD0 <sup>(2)</sup>	-0.5	4	V
Voltage at ALERT <sup>(2)</sup>	-0.5	((V+) + 0.3) and ≤ 4	V
Operating temperature	<b>-</b> 55	150	°C
Junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	-60	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

#### 6.2 ESD Ratings

			VALUE	UNIT
V Electronte Code about	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V+	Supply voltage	1.4	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

<sup>(2)</sup> Input voltage rating applies to all TMP102-Q1 input voltages.



# 6.4 Thermal Information

		TMP102-Q1	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT563)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	210.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	105.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	87.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

# 6.5 Electrical Characteristics

at  $T_A = 25$ °C and  $V_S = 1.4$  V to 3.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATI	URE INPUT					
	Range		-40		125	°C
		-25°C to 85°C		±0.5	±2	
	Accuracy (temperature error)	-40°C to 125°C		±1	±3	°C
		Versus supply		0.2	0.5	°C/V
	Resolution			0.0625		°C
DIGITAL INF	PUT/OUTPUT					
	Input capacitance			3		pF
V <sub>IH</sub>	Input logic high		0.7 × (V+)		3.6	V
V <sub>IL</sub>	Input logic low		-0.5		0.3 × (V+)	V
lı	Input current	0 < V <sub>I</sub> < 3.6 V			1	μА
\ /	Output logic on the SDA pin	V+ > 2 V, I <sub>OL</sub> = 3 mA	0		0.4	V
$V_{OL(SDA)}$		V+ < 2 V, I <sub>OL</sub> = 3 mA	0		0.2 × (V+)	
V	Output logic on the ALERT pin	V+ > 2 V, I <sub>OL</sub> = 3 mA	0		0.4	٧
V <sub>OL(ALERT)</sub>		V+ < 2 V, I <sub>OL</sub> = 3 mA	0		0.2 × (V+)	
	Resolution			12		Bit
	Conversion time			26	35	ms
		CR1 = 0, CR0 = 0		0.25		
	Campanian made	CR1 = 0, CR0 = 1		1		0
	Conversion modes	CR1 = 1, CR0 = 0 (default)		4		Conv/
		CR1 = 1, CR0 = 1		8		
	Timeout time			30	40	ms
POWER SUF	PPLY					
	Operating supply range		1.4		3.6	V
		Serial bus inactive, CR1 = 1, CR0 = 0 (default)		7	10	
la	Average quiescent current	Serial bus active, SCL frequency (f) = 400 kHz		15		μΑ
		Serial bus active, SCL frequency $(f) = 3.4 \text{ MHz}$		85		
		Serial bus inactive		0.5	1	
I <sub>SD</sub>	Shutdown current	Serial bus active, SCL frequency (f) = 400 kHz		10		μΑ
		Serial bus active, SCL frequency $(f) = 3.4 \text{ MHz}$		80		



# 6.6 Timing Requirements


see the *Timing Diagrams* section for additional information

			FAST MODE		FAST MODE HIGH-SPEED MODE		
			MIN	MAX	MIN	MAX	
$f_{(\mathrm{SCL})}$	SCL operating frequency	V+	0.001	0.4	0.001	2.85	MHz
t <sub>(BUF)</sub>	Bus-free time between STOP and START condition		600		160		ns
t <sub>(HDSTA)</sub>	Hold time after repeated START condition. After this period, the first clock is generated.		600		160		ns
t <sub>(SUSTA)</sub>	repeated start condition setup time	See Two-Wire Timing Diagrams.	600		160		ns
t <sub>(SUSTO)</sub>	STOP Condition Setup Time		600		160		ns
t <sub>(HDDAT)</sub>	Data hold time		100	900	25	105	ns
t <sub>(SUDAT)</sub>	Data setup time		100		25		ns
t <sub>(LOW)</sub>	SCL-clock low period	V+ , see Two-Wire Timing Diagrams	1300		210		ns
t <sub>(HIGH)</sub>	SCL-clock high period	See Two-Wire Timing Diagrams	600		60		ns
t <sub>FD</sub>	Data fall time	See Two-Wire Timing Diagrams		300		80	ns
		See Two-Wire Timing Diagrams		300			ns
t <sub>RD</sub>	Data rise time	SCLK ≤ 100 kHz, see Two-Wire Timing Diagrams		1000			ns
t <sub>FC</sub>	Clock fall time	See Two-Wire Timing Diagrams		300		40	ns
t <sub>RC</sub>	Clock rise time	See Two-Wire Timing Diagrams		300		40	ns



# 6.7 Typical Characteristics

at  $T_A = 25$ °C and  $V_{V+} = 3.3$  V (unless otherwise noted)





# 7 Detailed Description

#### 7.1 Overview

The TMP102-Q1 device is a digital temperature sensor that is optimal for thermal-management and thermal-protection applications. The TMP102-Q1 device is two-wire, SMBus, and I<sup>2</sup>C interface-compatible. The device is specified over an operating temperature range of –40°C to 125°C. Figure 7 shows a block diagram of the TMP102-Q1 device.

The temperature sensor in the TMP102-Q1 device is the chip itself. Thermal paths run through the package leads as well as the plastic package. The package leads provide the primary thermal path because of the lower thermal resistance of the metal.

An alternative version of the TMP102-Q1 device is available. The TMP112-Q1 device has highest accuracy, the same micro-package, and is pin-to-pin compatible.

SUPPLY SUPPLY **SPECIFIED** COMPATIBLE SUPPLY LOCAL SENSOR ACCURACY DEVICE PACKAGE VOLTAGE (MIN) VOLTAGE (MAX) RESOLUTION CALIBRATION INTERFACES CURRENT (MAX) DRIFT SLOPE SOT563 12 bit 0.5°C: (0°C to 65°C) TMP112-Q1 3.6 V 10 uA 14 V Yes SMBus  $1.2 \times 1.6 \times 0.6$ 0.0625°C 1°C: (-40°C to 125°C) SOT563 12 bit 2°C: (25°C to 85°C) I<sup>2</sup>C SMBus TMP102-Q1 10 µA 1.4 V 3.6 V No 1.2 × 1.6 × 0.6 0.0625°C 3°C: (-40°C to 125°C)

Table 1. Advantages of TMP112-Q1 Versus TMP102-Q1

# 7.2 Functional Block Diagram




Figure 7. Internal Block Diagram

#### 7.3 Feature Description

#### 7.3.1 Digital Temperature Output

The digital output from each temperature measurement is stored in the read-only temperature register. The temperature register of the TMP102-Q1 device is configured as a 12-bit, read-only register (configuration register EM bit = 0, see the *Extended Mode (EM)* section), or as a 13-bit, read-only register (configuration register EM bit = 1) that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in Table 8 and Table 9. Byte 1 is the most significant byte (MSB), followed by byte 2, the least significant byte (LSB). The first 12 bits (13 bits in extended mode) are used to indicate temperature. The least significant byte does not have to be read if that information is not needed. The data format for temperature is summarized in Table 2 and Table 3. One LSB equals 0.0625°C. Negative numbers are represented in binary twos-complement format. Following power-up or reset, the temperature register reads 0°C until the first conversion is complete. Bit D0 of byte 2 indicates normal mode (EM bit = 0) or extended mode (EM bit = 1), and can be used to distinguish between the two temperature register data formats. The unused bits in the temperature register always read 0.



# **Feature Description (continued)**

Table 2. 12-Bit Temperature Data Format<sup>(1)</sup>

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
<b>-</b> 55	1100 1001 0000	C90

<sup>(1)</sup> The resolution for the Temp ADC in Internal Temperature mode is 0.0625°C/count.

Table 2 does not list all temperatures. Use the following rules to obtain the digital data format for a given temperature or the temperature for a given digital data format.

To convert positive temperatures to a digital data format:

- 1. Divide the temperature by the resolution
- 2. Convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example:  $(50^{\circ}C) / (0.0625^{\circ}C / LSB) = 800 = 320h = 0011 0010 0000$ 

To convert a positive digital data format to temperature:

- 1. Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a decimal number.
- 2. Multiply the decimal number by the resolution to obtain the positive temperature.

Example:  $0011\ 0010\ 0000 = 320h = 800 \times (0.0625^{\circ}C / LSB) = 50^{\circ}C$ 

To convert negative temperatures to a digital data format:

- 1. Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format.
- 2. Generate the twos complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example:  $(|-25^{\circ}C|) / (0.0625^{\circ}C / LSB) = 400 = 190h = 0001 1001 0000$ 

Two's complement format: 1110 0110 1111 + 1 = 1110 0111 0000

To convert a negative digital data format to temperature:

- 1. Generate the twos compliment of the 12-bit, left-justified binary number of the temperature result (with MSB = 1, denoting negative temperature result) by complementing the binary number and adding one. This represents the binary number of the absolute value of the temperature.
- 2. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by -1 for the negative sign.

Example: 1110 0111 0000 has twos compliment of 0001 1001 0000 = 0001 1000 1111 + 1

Convert to temperature: 0001 1001 0000 = 190h = 400; 400 ×  $(0.0625^{\circ}\text{C} / \text{LSB}) = 25^{\circ}\text{C} = (|-25^{\circ}\text{C}|); (|-25^{\circ}\text{C}|) \times (-1) = -25^{\circ}\text{C}$ 



#### **Table 3. 13-Bit Temperature Data Format**

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX
150	0 1001 0110 0000	0960
128	0 1000 0000 0000	0800
127.9375	0 0111 1111 1111	07FF
100	0 0110 0100 0000	0640
80	0 0101 0000 0000	0500
75	0 0100 1011 0000	04B0
50	0 0011 0010 0000	0320
25	0 0001 1001 0000	0190
0.25	0 0000 0000 0100	0004
0	0 0000 0000 0000	0000
-0.25	1 1111 1111 1100	1FFC
-25	1 1110 0111 0000	1E70
<b>-</b> 55	1 1100 1001 0000	1C90

#### 7.3.2 Serial Interface

The TMP102-Q1 device operates as a slave device only on the two-wire bus and SMBus. Connections to the bus are made through the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP102-Q1 device supports the transmission protocol for both fast (1 kHz to 400 kHz) and high-speed (1 kHz to 2.85 MHz) modes. All data bytes are transmitted MSB first.

#### 7.3.3 Bus Overview

The device that initiates the transfer is called a *master*, and the devices controlled by the master are called *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a high to low logic level when SCL is high. All slaves on the bus shift in the slave address byte on the rising edge of the clock, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an acknowledge and by pulling SDA pin low.

A data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During the data transfer the SDA pin must remain stable when SCL is high, because any change in SDA pin when SCL pin is high is interpreted as a START signal or STOP signal.

When all data have been transferred, the master generates a STOP condition indicated by pulling SDA pin from low to high, when the SCL pin is high.



#### 7.3.4 Serial Bus Address

To communicate with the TMP102-Q1 device, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits and a direction bit indicating the intent of executing a read or write operation.

The TMP102-Q1 device features an address pin to allow up to four devices to be addressed on a single bus. Table 4 lists the pin-logic levels used to properly connect up to four devices.

 DEVICE TWO-WIRE ADDRESS
 A0 PIN CONNECTION

 1001000
 Ground

 1001001
 V+

 1001010
 SDA

 1001011
 SCL

Table 4. Address Pin and Slave Addresses

# 7.3.5 Writing and Reading Operation

Accessing a particular register on the TMP102-Q1 device is accomplished by writing the appropriate value to the pointer register. The value for the pointer register is the first byte transferred after the slave address byte with the R/W bit low. Every write operation to the TMP102-Q1 device requires a value for the pointer register (see Figure 9).

When reading from the TMP102-Q1 device, the last value stored in the pointer register by a write operation determines which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the pointer register. This action is accomplished by issuing a slave address byte with the R/W bit low, followed by the pointer register byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit high to initiate the read command. See Figure 10 for details of this sequence. If repeated reads from the same register are desired, continuously sending the pointer register bytes is not required because the TMP102-Q1 device remembers the pointer register value until the value is changed by the next write operation.

Register bytes are sent with the most significant byte first, followed by the least significant byte.

# 7.3.6 Slave Mode Operations

The TMP102-Q1 device operates either as a slave receiver or a slave transmitter. As a slave device, the TMP102-Q1 device never drives the SCL line.

#### 7.3.6.1 Slave Receiver Mode

The first byte transmitted by the master is the slave address, with the  $R/\overline{W}$  bit low. The TMP102-Q1 then acknowledges reception of a valid address. The next byte transmitted by the master is the pointer register. The TMP102-Q1 then acknowledges reception of the pointer register byte. The next byte or bytes are written to the register addressed by the pointer register. The TMP102-Q1 acknowledges reception of each data byte. The master can terminate data transfer by generating a START or STOP condition.

#### 7.3.6.2 Slave Transmitter Mode

The first byte transmitted by the master is the slave address, with the  $R/\overline{W}$  bit high. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the pointer register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master terminates data transfer by generating a *Not-Acknowledge* on reception of any data byte, or generating a START or STOP condition.



#### 7.3.7 SMBus Alert Function

The TMP102-Q1 device supports the SMBus alert function. When the TMP102-Q1 device operates in Interrupt Mode (TM = 1), the ALERT pin can be connected as an SMBus alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus alert command (0001 1001) to the bus. If the ALERT pin is active, the device acknowledges the SMBus alert command and responds by returning the slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates if the ALERT condition was caused by the temperature exceeding  $T_{HIGH}$  or falling below  $T_{LOW}$ . For POL = 0, the LSB is low if the temperature is greater than or equal to  $T_{HIGH}$ ; this bit is high if the temperature is less than  $T_{LOW}$ . The polarity of this bit is inverted if POL = 1. See Figure 11 for details of this sequence.

If multiple devices on the bus respond to the SMBus alert command, arbitration during the slave address portion of the SMBus alert command determines which device clears the ALERT status. The device with the lowest two-wire address wins the arbitration. If the TMP102-Q1 device wins the arbitration, its ALERT pin inactivates at the completion of the SMBus alert command. If the TMP102-Q1 device loses the arbitration, its ALERT pin remains active.

#### 7.3.8 General Call

The TMP102-Q1 device responds to a two-wire general call address (000 0000) if the eighth bit is 0. The device acknowledges the general call address and responds to commands in the second byte. If the second byte is 0000 0110, the TMP102-Q1 device internal registers are reset to power-up values. The TMP102-Q1 device does not support the general address acquire command.

#### 7.3.9 High-Speed (Hs) Mode

In order for the two-wire bus to operate at frequencies above 400 kHz, the master device must issue an Hs-Mode master code (0000 1xxx) as the first byte after a START condition to switch the bus to high-speed operation. The TMP102-Q1 device does not acknowledge this byte, but switches the input filters on SDA and SCL and the output filters on SDA to operate in Hs-mode, allowing transfers of up to 2.85 MHz. After the Hs-Mode master code has been issued, the master transmits a two-wire slave address to initiate a data transfer operation. The bus continues to operate in Hs-Mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP102-Q1 device switches the input and output filters back to fast-mode operation.

#### 7.3.10 Time-Out Function

The TMP102-Q1 device resets the serial interface if SCL is held low for 30 ms (typ) between a start and stop condition. The TMP102-Q1 device releases the SDA line if the SCL pin is pulled low and waits for a start condition from the host controller. To avoid activating the time-out function, maintaining a communication speed of at least 1 kHz for SCL operating frequency is necessary.

#### 7.3.11 Timing Diagrams

The TMP102-Q1 device is two-wire, SMBus, and I<sup>2</sup>C-interface compatible. Figure 8, Figure 9, Figure 10, and Figure 11 list the various operations on the TMP102-Q1 device. Parameters for Figure 8 are defined in the *Timing Requirements* table. The bus definitions are defined as follows:

**Bus Idle** Both SDA and SCL lines remain high.

**Start Data Transfer** A change in the state of the SDA line, from high to low, when the SCL line is high, defines a START condition. Each data transfer is initiated with a START condition.

**Stop Data Transfer** A change in the state of the SDA line from low to high when the SCL line is high defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

Data Transfer The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The TMP102-Q1 device can also be used for single byte updates. To update only the MS byte, terminate the communication by issuing a START or STOP communication on the bus.



**Acknowledge** Each receiving device, when addressed, is obliged to generate an acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a *not-acknowledge* (1) on the last byte that has been transmitted by the slave.

# 7.3.12 Two-Wire Timing Diagrams






Figure 8. Two-Wire Timing Diagram



NOTE: (1) The value of A0 and A1 are determined by the ADD0 pin.

Figure 9. Two-Wire Timing Diagram for Write Word Format





NOTE: (1) The value of A0 and A1 are determined by the ADD0 pin.

- (2) Master should leave SDA high to terminate a single-byte read operation.
- (3) Master should leave SDA high to terminate a two-byte read operation.

Figure 10. Two-Wire Timing Diagram for Read Word Format




Figure 11. Timing Diagram for SMBus ALERT



#### 7.4 Device Functional Modes

#### 7.4.1 Continuous-Conversion Mode

The default mode of the TMP102-Q1 device is continuous conversion mode. During continuous-conversion mode, the ADC performs continuous temperature conversions and stores each results to the temperature register, overwriting the result from the previous conversion. The conversion rate bits, CR1 and CR0, configure the TMP102-Q1 device for conversion rates of 0.25 Hz, 1 Hz, 4 Hz, or 8 Hz. The default rate is 4 Hz. The TMP102-Q1 device has a typical conversion time of 26 ms. To achieve different conversion rates, the TMP102-Q1 device makes a conversion and then powers down to wait for the appropriate delay set by CR1 and CR0. Table 5 lists the settings for CR1 and CR0.

 CR1
 CR0
 CONVERSION RATE

 0
 0
 0.25 Hz


 0
 1 Hz
 1 Hz

 1
 0
 4 Hz (default)

 1
 1
 8 Hz

**Table 5. Conversion Rate Settings** 

After power-up or general-call reset, the TMP102-Q1 device immediately begins a conversion as shown in Figure 12. The first result is available after 26 ms (typical). The active quiescent current during conversion is  $40 \,\mu\text{A}$  (typical at  $27^{\circ}\text{C}$ ). The quiescent current during delay is  $2.2 \,\mu\text{A}$  (typical at  $27^{\circ}\text{C}$ ).



(1) The delay is set by CR1 and CR0 bits in the configuration register.

Figure 12. Conversion Start

#### 7.4.2 Extended Mode (EM)

The Extended-Mode bit configures the device for Normal Mode operation (EM = 0) or Extended Mode operation (EM = 1). In normal mode, the temperature register, high-limit register, and low-limit register use a 12-bit data format. Normal Mode is used to make the TMP102-Q1 device compatible with the TMP75 device.

Extended mode (EM = 1) allows measurement of temperatures above 128°C by configuring the temperature register, high-limit register, and low-limit register for 13-bit data format.

#### 7.4.3 Shutdown Mode (SD)

The Shutdown-mode bit saves maximum power by shutting down all device circuitry other than the serial interface, reducing current consumption to typically less than 0.5  $\mu$ A. Shutdown mode enables when the SD bit is 1; the device shuts down when current conversion is completed. When SD is equal to 0, the device maintains a continuous conversion state.

#### 7.4.4 One-Shot and Conversion Ready (OS)

The TMP102-Q1 device features a one-shot temperature measurement mode. When the device is in Shutdown Mode, writing a 1 to the OS bit starts a single temperature conversion. During the conversion, the OS bit reads '0'. The device returns to the shutdown state at the completion of the single conversion. After the conversion, the OS bit reads 1. This feature reduces power consumption in the TMP102-Q1 device when continuous temperature monitoring is not required.



As a result of the short conversion time, the TMP102-Q1 device achieves a higher conversion rate. A single conversion typically takes 26 ms and a read can take place in less than 20  $\mu$ s. When using One-Shot Mode, 30 or more conversions per second are possible.

#### 7.4.5 Thermostat Mode (TM)

The thermostat-mode bit indicates to the device whether to operate in comparator mode (TM = 0) or Interrupt mode (TM = 1).

#### 7.4.5.1 Comparator Mode (TM = 0)

In Comparator mode (TM = 0), the Alert pin is activated when the temperature equals or exceeds the value in the  $T_{(HIGH)}$  register and remains active until the temperature falls below the value in the  $T_{(LOW)}$  register. For more information on the comparator mode, see the *High-Limit and Low-Limit Registers* section.

#### 7.4.5.2 Interrupt Mode (TM = 1)

In Interrupt mode (TM = 1), the Alert pin is activated when the temperature exceeds  $T_{(HIGH)}$  or goes below  $T_{(LOW)}$  registers. The Alert pin is cleared when the host controller reads the temperature register. For more information on the interrupt mode, see the *High-Limit and Low-Limit Registers* section.

#### 7.5 Programming

# 7.5.1 Pointer Register

Figure 13 shows the internal register structure of the TMP102-Q1 device. The 8-bit pointer register of the device is used to address a given data register. The pointer register uses the two least-significant bytes (LSBs) (see Table 13) to identify which of the data registers must respond to a read or write command. The power-up reset value of P1 and P0 is 00. By default, the TMP102-Q1 device reads the temperature on power up.




Figure 13. Internal Register Structure



# **Programming (continued)**

Table 6 lists the pointer address of the registers available in the TMP102-Q1 device. Table 7 lists the bits of the pointer register byte. During a write command, P2 through P7 must always be 0.

**Table 6. Pointer Addresses** 

P1	P0	REGISTER
0	0	Temperature register (read only)
0	1	Configuration register (read and write)
1	0	T <sub>LOW</sub> register (read and write)
1	1	T <sub>HIGH</sub> register (read and write)

**Table 7. Pointer Register Byte** 

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Regist	ter bits

#### 7.5.2 Temperature Register

The temperature register of the TMP102-Q1 device is configured as a 12-bit, read-only register (configuration register EM bit = 0, see the *Extended Mode (EM)* section), or as a 13-bit, read-only register (configuration register EM bit = 1) that stores the output of the most recent conversion. To obtain data as described in Table 8 and Table 9 read two bytes. Note that byte 1 is the most-significant byte (MSB), followed by byte 2, the least-significant byte. The first 12 bits (13 bits in extended mode) indicate temperature. The LSB does not must be read if that information is not needed.

Table 8. Byte 1 of Temperature Register<sup>(1)</sup>

D7	D6	D5	D4	D3	D2	D1	D0
T11	T10	Т9	Т8	T7	T6	T5	T4
(T12)	(T11)	(T10)	(T9)	(T8)	(T7)	(T6)	(T5)

<sup>(1)</sup> The 13-bit Extended-Mode configuration is shown in parentheses.

# Table 9. Byte 2 of Temperature Register<sup>(1)</sup>

D7	D6	D5	D5 D4		D2	D1	D0
Т3	T2	T1	T0	0	0	0	0
(T4)	(T3)	(T2)	(T1)	(T0)	(0)	(0)	(1)

<sup>(1)</sup> The 13-bit Extended-Mode configuration is shown in parenthesis.

#### 7.5.3 Configuration Register

The configuration register is a 16-bit read-write register that stores bits which control the operational modes of the temperature sensor. Read and write operations are performed on the MSB first. Table 10 lists the format and the power-up or reset value of the configuration register. For compatibility, the first byte corresponds to the configuration register in the TMP75 device and TMP275 device (for more information see the device data sheets, SBOS288 and SBOS363, respectively). All registers are updated byte by byte.

Table 10. Configuration and Power-Up or Reset Format

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
4	os	R1	R0	F1	F0	POL	TM	SD
1	0	1	1	0	0	0	0	0
2	CR1	CR0	AL	EM	0	0	0	0
2	1	0	1	0	0	0	0	0



#### 7.5.3.1 Shutdown Mode (SD)

The Shutdown-mode bit saves maximum power by shutting down all device circuitry other than the serial interface, reducing current consumption to typically less than  $0.5~\mu A$ . Shutdown mode enables when the SD bit is 1; the device shuts down when current conversion is completed. When SD is equal to 0, the device maintains a continuous conversion state.

#### 7.5.3.2 Thermostat Mode (TM)

The thermostat-mode bit indicates to the device whether to operate in comparator mode (TM = 0) or Interrupt mode (TM = 1). For more information on comparator and interrupt modes, see the *High-Limit and Low-Limit Registers* section.

#### 7.5.3.3 Polarity (POL)

The polarity bit allows the user to adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low. When the POL bit is set to 1, the ALERT pin becomes active high and the state of the ALERT pin is inverted. The operation of the ALERT pin in various modes is shown in Figure 14.




Figure 14. Output Transfer Function Diagrams



#### 7.5.3.4 Fault Queue (F1 and F0)

A fault condition exists when the measured temperature exceeds the user-defined limits set in the  $T_{HIGH}$  and  $T_{LOW}$  registers. Additionally, the number of fault conditions required to generate an alert is programmed using the fault queue. The fault queue is provided to prevent a false alert as a result of environmental noise. The fault queue requires consecutive fault measurements in order to trigger the alert function. Table 11 lists the number of measured faults that can be programmed to trigger an alert condition in the device. For  $T_{HIGH}$  and  $T_{LOW}$  register format and byte order, see the *High-Limit and Low-Limit Registers* section.

 F1
 F0
 CONSECUTIVE FAULTS

 0
 0
 1

 0
 1
 2

 1
 0
 4

 1
 1
 6

Table 11. TMP102-Q1 Fault Settings

#### 7.5.3.5 Converter Resolution (R1 and R0)

The converter resolution bits, R1 and R0, are read-only bits. The TMP102-Q1 converter resolution is set at device start-up to 11 which sets the temperature register to a 12 bit-resolution.

#### 7.5.3.6 One-Shot (OS)

When the device is in Shutdown Mode, writing a 1 to the OS bit starts a single temperature conversion. During the conversion, the OS bit reads '0'. The device returns to the shutdown state at the completion of the single conversion. For more information on the one-shot conversion mode, see the *One-Shot and Conversion Ready (OS)* section.

#### 7.5.3.7 Extended Mode (EM)

The Extended-Mode bit configures the device for Normal Mode operation (EM = 0) or Extended Mode operation (EM = 1). In normal mode, the temperature register, high-limit register, and low-limit register use a 12-bit data format. For more information on the extended mode, see the Extended Mode (EM) section.

#### 7.5.3.8 Alert (AL Bit)

The AL bit is a read-only function. Reading the AL bit provides information about the comparator mode status. The state of the POL bit inverts the polarity of data returned from the AL bit. When the POL bit equals 0, the AL bit reads as 1 until the temperature equals or exceeds  $T_{(HIGH)}$  for the programmed number of consecutive faults, causing the AL bit to read as 0. The AL bit continues to read as 0 until the temperature falls below  $T_{(LOW)}$  for the programmed number of consecutive faults, when it again reads as 1. The status of the TM bit does not affect the status of the AL bit.

# 7.5.3.9 Conversion Rate (CR)

The conversion rate bits, CR1 and CR0, configure the TMP102-Q1 device for conversion rates of 0.25 Hz, 1 Hz, 4 Hz, or 8 Hz. The default rate is 4 Hz. For more information on the conversion rate bits, see the *Continuous-Conversion Mode* section.

#### 7.5.4 High-Limit and Low-Limit Registers

The temperature limits are stored in the  $T_{(LOW)}$  and  $T_{(HIGH)}$  registers in the same format as the temperature result, and their values are compared to the temperature result on every conversion. The outcome of the comparison drives the behavior of the ALERT pin, which operates as a comparator output or an interrupt, and is set by the TM bit in the configuration register.

In Comparator mode (TM = 0), the ALERT pin is active when the temperature equals or exceeds the value in  $T_{HIGH}$  and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin remains active until the temperature falls below the indicated  $T_{LOW}$  value for the same number of faults.



In Interrupt mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds the value in  $T_{HIGH}$  for a consecutive number of fault conditions as shown in Table 11. The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus alert response address. The ALERT pin is cleared if the device is placed in shutdown mode. When the ALERT pin is cleared, it becomes active again only when temperature falls below  $T_{LOW}$ . The pin remains active until cleared by a read operation of any register or a successful response to the SMBus alert response address. When the ALERT pin is cleared, the above cycle repeats, and the ALERT pin goes active when the temperature equals or exceeds  $T_{HIGH}$ . The ALERT pin is also cleared by resetting the device with the general call reset command. This action also clears the state of the internal registers in the device, returning the device to comparator mode (TM = 0).

Both operational modes are shown in Figure 14. Table 12 and Table 13 list the format for the  $T_{HIGH}$  and  $T_{LOW}$  registers. Note that the most significant byte is sent first, followed by the least significant byte. Power-up reset values for  $T_{HIGH}$  and  $T_{LOW}$  are:  $T_{HIGH} = 80^{\circ}$ C and  $T_{LOW} = 75^{\circ}$ C. The format of the data for  $T_{HIGH}$  and  $T_{LOW}$  is the same as for the temperature register.

Table 12. Bytes 1 and 2 of T<sub>HIGH</sub> Register<sup>(1)</sup>

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	H11	H10	H9	H8	H7	H6	H5	H4
1	(H12)	(H11)	(H10)	(H9)	(H8)	(H7)	(H6)	(H5)
2	H3	H2	H1	H0	0	0	0	0
2	(H4)	(H3)	(H2)	(H1)	(H0)	(0)	(0)	(0)

(1) The 13-bit Extended-Mode configuration is shown in parenthesis.

Table 13. Bytes 1 and 2 of T<sub>LOW</sub> Register<sup>(1)</sup>

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
4	L11	L10	L9	L8	L7	L6	L5	L4
1	(L12)	(L11)	(L10)	(L9)	(L8)	(L7)	(L6)	(L5)
2	L3	L2	L1	L0	0	0	0	0
2	(L4)	(L3)	(L2)	(L1)	(L0)	(0)	(0)	(0)

(1) The 13-bit Extended-Mode configuration is shown in parenthesis.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TMP102-Q1 device is used to measure the PCB temperature of the board location where the device is mounted. The programmable address options allow up to four locations on the board to be monitored on a single serial bus.

# 8.2 Typical Application




Figure 15. Typical Connections

#### 8.2.1 Design Requirements

The TMP102-Q1 device requires pullup resistors on the SCL, SDA, and ALERT pins. The recommended value for the pullup resistors is  $5\text{-k}\Omega$ . In some applications the pullup resistor can be lower or higher than  $5\text{ k}\Omega$  but must not exceed 3 mA of current on any of those pins. A  $0.01\text{-}\mu\text{F}$  bypass capacitor on the supply is recommended as shown in Figure 15. The SCL and SDA lines can be pulled up to a supply that is equal to or higher than V+ through the pullup resistors. To configure one of four different addresses on the bus, connect the ADD0 pin to either the GND, V+, SDA, or SCL pin.



# **Typical Application (continued)**

#### 8.2.2 Detailed Design Procedure

Place the TMP102-Q1 device in close proximity to the heat source that must be monitored, with a proper layout for good thermal coupling. This placement ensures that temperature changes are captured within the shortest possible time interval. To maintain accuracy in applications that require air or surface temperature measurement, care must be taken to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature measurement.

The TMP102-Q1 device is a very low-power device and generates very low noise on the supply bus. Applying an RC filter to the V+ pin of the TMP102-Q1 device can further reduce any noise that the TMP102-Q1 device might propagate to other components.  $R_{(F)}$  in Figure 16 must be less than 5 k $\Omega$  and  $C_{(F)}$  must be greater than 10 nF.




Figure 16. Noise Reduction Techniques

# 8.2.3 Application Curve

Figure 17 shows the step response of the TMP102-Q1 device to a submersion in an oil bath of 100°C from room temperature (27°C). The time-constant, or the time for the output to reach 63% of the input step, is 0.8 s. The time-constant result depends on the printed circuit board (PCB) that the TMP102-Q1 device is mounted. For this test, the TMP102-Q1 device was soldered to a two-layer PCB that measured 0.375 in × 0.437 in.




Figure 17. Temperature Step Response



# 9 Power Supply Recommendations

The TMP102-Q1 device operates with power supply in the range of 1.4 to 3.6 V. The device is optimized for operation at 3.3-V supply but can measure temperature accurately in the full supply range.

A power-supply bypass capacitor is required for proper operation. Place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01  $\mu$ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

# 10 Layout

#### 10.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01  $\mu$ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. Pull up the open-drain output pins (SDA , SCL and ALERT) through 5-k $\Omega$  pullup resistors.

#### 10.2 Layout Example




Figure 18. TMP102-Q1 Layout Example



# 11 器件和文档支持

# 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

- 具有双线接口的 TMP75 数字温度传感器 (SBOS288)
- 采用 SOT563 封装、具有 SMBus™/双线制串行接口的 TMP102 低功耗数字温度传感器 (SBOS397)
- *TMP275 0.5℃ 数字输出温度传感器* (SBOS363) 或查看 TMP102 产品文件夹,网址为 http://www.ti.com.cn/product/cn/TMP102。

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

# 11.4 商标

E2E is a trademark of Texas Instruments.

SMBus is a trademark of Intel, Inc.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP102AQDRLRQ1	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SLQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP102AQDRLRQ1	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

www.ti.com 21-Dec-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Package Drawing Pins		Length (mm)	Width (mm)	Height (mm)
TMP102AQDRLRQ1	SOT-5X3	DRL	6	4000	223.0	270.0	35.0



PLASTIC SMALL OUTLINE



# NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司